Method of manufacturing semiconductor device

A method for manufacturing a semiconductor device can reduce congestion across wires while reducing a wire length. The method includes determining a first TSV candidate region in a first die and determining a second TSV candidate region in a second die parallel to the first die. The method also incl...

Full description

Saved in:
Bibliographic Details
Main Authors Cho Kyung-In, Jang Cheol-Jon, Song Ji-Ho, Jang Myung-Soo, Chong Jong-Wha, Kim Jae-Hwan
Format Patent
LanguageEnglish
Published 26.12.2017
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A method for manufacturing a semiconductor device can reduce congestion across wires while reducing a wire length. The method includes determining a first TSV candidate region in a first die and determining a second TSV candidate region in a second die parallel to the first die. The method also includes determining a first bound region. The first bound region includes a horizontal location of a first pin of the first die and a horizontal location of a second pin of the second die. The method additionally includes calculating an area from overlapped regions between the first bound region and each of the first TSV candidate region and the second TSV candidate region, and performing routing for connecting the first pin and the second pin to each other based on the calculated area.
Bibliography:Application Number: US201414450337