Mechanism to avoid hot-L1/cold-L2 events in an inclusive L2 cache using L1 presence bits for victim selection bias
A processor includes a processing core, an L1 cache, operatively coupled to the processing core, the L1 cache comprising an L1 cache entry to store a data item, an L2 cache, inclusive with respect to the L1 cache, the L2 cache comprising an L2 cache entry corresponding to the L1 cache entry, an acti...
Saved in:
| Main Authors | , , |
|---|---|
| Format | Patent |
| Language | English |
| Published |
05.12.2017
|
| Subjects | |
| Online Access | Get full text |
Cover
Loading…
| Abstract | A processor includes a processing core, an L1 cache, operatively coupled to the processing core, the L1 cache comprising an L1 cache entry to store a data item, an L2 cache, inclusive with respect to the L1 cache, the L2 cache comprising an L2 cache entry corresponding to the L1 cache entry, an activity flag associated with the L2 cache entry, the activity flag indicating an activity status of the L1 cache entry, and a cache controller to, in response to detecting an access operation with respect to the L1 cache entry, set the flag to an active status. |
|---|---|
| AbstractList | A processor includes a processing core, an L1 cache, operatively coupled to the processing core, the L1 cache comprising an L1 cache entry to store a data item, an L2 cache, inclusive with respect to the L1 cache, the L2 cache comprising an L2 cache entry corresponding to the L1 cache entry, an activity flag associated with the L2 cache entry, the activity flag indicating an activity status of the L1 cache entry, and a cache controller to, in response to detecting an access operation with respect to the L1 cache entry, set the flag to an active status. |
| Author | Sodani Avinash Vinod Krishna N Aurangabadwala Zainulabedin |
| Author_xml | – fullname: Aurangabadwala Zainulabedin – fullname: Sodani Avinash – fullname: Vinod Krishna N |
| BookMark | eNqNijkOwjAQRVNAwXaHuUCESCREWhCIIlRAHZnJD7HkzESx8flxwQFo_qL3ltlMVLDIphu4N2L9QEHJRLUt9RryerdldW1eF4QICZ6skJGU7D7eRlAibLgHpStvqnc0TvAQBr1s8judKFoOdiAPhzRUEjF-nc074zw2v15ldDk_Ttccozbwo2EIQvO8V4dyX1bVsSj_UL54fkOE |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences Physics |
| ExternalDocumentID | US9836399B2 |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_US9836399B23 |
| IEDL.DBID | EVB |
| IngestDate | Fri Jul 19 16:50:47 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_US9836399B23 |
| Notes | Application Number: US201514671411 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20171205&DB=EPODOC&CC=US&NR=9836399B2 |
| ParticipantIDs | epo_espacenet_US9836399B2 |
| PublicationCentury | 2000 |
| PublicationDate | 20171205 |
| PublicationDateYYYYMMDD | 2017-12-05 |
| PublicationDate_xml | – month: 12 year: 2017 text: 20171205 day: 05 |
| PublicationDecade | 2010 |
| PublicationYear | 2017 |
| RelatedCompanies | Intel Corporation |
| RelatedCompanies_xml | – name: Intel Corporation |
| Score | 3.1177282 |
| Snippet | A processor includes a processing core, an L1 cache, operatively coupled to the processing core, the L1 cache comprising an L1 cache entry to store a data... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| Title | Mechanism to avoid hot-L1/cold-L2 events in an inclusive L2 cache using L1 presence bits for victim selection bias |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20171205&DB=EPODOC&locale=&CC=US&NR=9836399B2 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3JbsIwEB0hut5a2qp0kw9VbhFkD4eoEgkIVWwqUHFDtmNopJIgEujvd2wB7aW9-OCxLXns8Xh5bwzw7PmObzLT1g1qcd22aazjvPH0uWnG1GWxJQxJFO713c7Efp060xIkey6MihP6pYIjokVxtPdCrdern0usSGEr8xpLMCt7aY-DSNudjg3PMOuOFjWD1nAQDUItDIPJSOu_BQ3fkr64iav1Ee6iPWkMrfemJKWsfnuU9gUcD7GxtLiEkkgrcBbuP16rwGlv995dgRMF0OQ5Zu6MML-CdU9Ium6SL0mREbrNkph8ZIXeNWo4qrHeNYkKy5STJCU0xZR_biRKnaCEywDORKLdF6RrkJViH3FBWILlcQNLtpIjsiS5-h8H9YASml8DabfGYUfHbswOKptNRocOWzdQTrNU3AKhniNMyqljcW67tME8wbg995nlYr36vArVP5u5-0d2D-dS9wrl4TxAuVhvxCP66oI9KS1_A9TZmn8 |
| link.rule.ids | 230,309,783,888,25576,76876 |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3NT8IwFH8hfuFNUSN-9mB2W2DfcFhM2CCoGxABw4203dAlshE28N_3tQH0opce-tomfe3r68fv9wrw4DSshs50U9WowVXTpJGK88ZRZ7oeUZtFRqwJonDYs7tj83liTUqQbLkwMk7olwyOiBbF0d4LuV4vfi6xfImtzGsswazssTNyfWVzOtYcTa9bit9y24O-3_cUz3PHQ6X36jYbhvDFLVyt93GH7QhjaL-1BCll8dujdE7gYICNpcUplOK0AmVv-_FaBY7CzXt3BQ4lQJPnmLkxwvwMlmEs6LpJPidFRug6SyLykRVqoNVwVCM10IkMy5STJCU0xZR_rgRKnaCEiwDORKDd30mgkYVkH_GYsATL4waWrAVHZE5y-T8O6gElND8H0mmPvK6K3ZjuVDYdD3cdNi5gL83S-BIIdaxYp5xaBuemTZvMiRk3Zw1m2FivPqtC9c9mrv6R3UO5OwqDafDUe7mGYzEOEvFh3cBesVzFt-i3C3YnNf4NQVGdcg |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Mechanism+to+avoid+hot-L1%2Fcold-L2+events+in+an+inclusive+L2+cache+using+L1+presence+bits+for+victim+selection+bias&rft.inventor=Aurangabadwala+Zainulabedin&rft.inventor=Sodani+Avinash&rft.inventor=Vinod+Krishna+N&rft.date=2017-12-05&rft.externalDBID=B2&rft.externalDocID=US9836399B2 |