Processor and program execution method capable of efficient program execution

A processor executes a plurality of tasks by switching a timeslot and iterating a plurality of timeslots. The processor includes a table in which tasks are defined in correspondence with timeslots. In the table, the number of timeslots to be held in one iteration is defined, for each of the timeslot...

Full description

Saved in:
Bibliographic Details
Main Authors Hayashi Kunihiko, Furukawa Kazuya, Kimura Kozo, Kadota Hiroshi, Fujii Shigeki, Kurata Kazushi, Tanaka Tetsuya, Kiyohara Tokuzo, Sugimura Toshio, Nishida Hideshi, Higaki Nobuo
Format Patent
LanguageEnglish
Published 21.11.2017
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:A processor executes a plurality of tasks by switching a timeslot and iterating a plurality of timeslots. The processor includes a table in which tasks are defined in correspondence with timeslots. In the table, the number of timeslots to be held in one iteration is defined, for each of the timeslots a total time period during the predetermined number of iterations is designated, and a plurality of tasks are defined in correspondence with at least one of the timeslots. A timeslot is switched every time a predetermined period elapses. One task is selected and executed by referring to the table in correspondence with switching of timeslot.
Bibliography:Application Number: US201414203569