Multi-die semiconductor structure with intermediate vertical side chip and semiconductor package for same

Semiconductor multi-die structures having intermediate vertical side chips, and packages housing such semiconductor multi-die structures, are described. In an example, a multi-die semiconductor structure includes a first main stacked dies (MSD) structure having a first substantially horizontal arran...

Full description

Saved in:
Bibliographic Details
Main Authors Kong Jackson Chung Peng, Periaman Shanggar, Cheah Bok Eng, Ooi Kooi Chi
Format Patent
LanguageEnglish
Published 07.11.2017
Subjects
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online AccessGet full text

Cover

Abstract Semiconductor multi-die structures having intermediate vertical side chips, and packages housing such semiconductor multi-die structures, are described. In an example, a multi-die semiconductor structure includes a first main stacked dies (MSD) structure having a first substantially horizontal arrangement of semiconductor dies. A second MSD structure having a second substantially horizontal arrangement of semiconductor dies is also included. An intermediate vertical side chip (i-VSC) is disposed between and electrically coupled to the first and second MSD structures.
AbstractList Semiconductor multi-die structures having intermediate vertical side chips, and packages housing such semiconductor multi-die structures, are described. In an example, a multi-die semiconductor structure includes a first main stacked dies (MSD) structure having a first substantially horizontal arrangement of semiconductor dies. A second MSD structure having a second substantially horizontal arrangement of semiconductor dies is also included. An intermediate vertical side chip (i-VSC) is disposed between and electrically coupled to the first and second MSD structures.
Author Periaman Shanggar
Kong Jackson Chung Peng
Cheah Bok Eng
Ooi Kooi Chi
Author_xml – fullname: Kong Jackson Chung Peng
– fullname: Periaman Shanggar
– fullname: Cheah Bok Eng
– fullname: Ooi Kooi Chi
BookMark eNqNjDsOwjAQBV1Awe8Oe4EUBJCgBYFoqIA6WtkvyYrEjuwNXJ8gUVFRzRSjmZqRDx4TI5e-UcmcgBJascG73mqIlDQO0kfQS7Qm8YrYwgkr6ImoYrmhJA5ka-mIvfsZdGwfXIHKz4xbzM245CZh8eXM0Ol4O5wzdKFAGnJ4aHG_7rbLfJ1v9vnqj-QNpu1C_Q
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US9812425B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US9812425B23
IEDL.DBID EVB
IngestDate Fri Jul 19 14:21:57 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US9812425B23
Notes Application Number: US201615278532
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20171107&DB=EPODOC&CC=US&NR=9812425B2
ParticipantIDs epo_espacenet_US9812425B2
PublicationCentury 2000
PublicationDate 20171107
PublicationDateYYYYMMDD 2017-11-07
PublicationDate_xml – month: 11
  year: 2017
  text: 20171107
  day: 07
PublicationDecade 2010
PublicationYear 2017
RelatedCompanies Intel Corporation
RelatedCompanies_xml – name: Intel Corporation
Score 3.121352
Snippet Semiconductor multi-die structures having intermediate vertical side chips, and packages housing such semiconductor multi-die structures, are described. In an...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Multi-die semiconductor structure with intermediate vertical side chip and semiconductor package for same
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20171107&DB=EPODOC&locale=&CC=US&NR=9812425B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KFfWmVbG-2IPkFrRpY5JDEJo0FKEPbCu9lSQ7wSAmIYn4951Z2yqC5pTswpCdZWZ2dvf7BuCmK9FKYqurG2hElKDYqDuIoS7tRMa206Fkjk90R-P74aL3uDSXDUg3WBjFE_qhyBHJomKy91r56-J7E8tXdyur2yilpvwhmLu-ts6OOxanM5rfdwfTiT_xNM9zFzNt_OQ6HMgMs0_eeodX0UyzP3juMyil-BlRgkPYnZKwrD6CBmYt2Pc2hddasDdan3fT69r0qmNIFVRWlymKii-05xkzteal-GKAfS9R8J6qYP6HUuFBahSq2DLNguCinCJ-SQsRZvKXAFLAK3kVkbCw8A1PQASDuTfU6Z9XW_2sFrPt6Lqn0MzyDM9AOLZJj2FIjKOeiRjJmD9oCYfJXWLbbWj_Keb8n74LOGBFKzyedQlNGiReUWCuo2ul0k8MKZcH
link.rule.ids 230,309,786,891,25594,76903
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1NT4NAEJ001VhvWjXWzz0YbkRLi8CBmABtqhba2Nb01hR2iMQIBDD-fWfXthoT5cRHMmGHzAxvd98bgKsORyOOjI6qoRYSQDFRtRCXKjdjHplWm8CcWNH1g9vBrPsw1-c1SNZcGKkT-iHFESmiIor3Subr_HsSy5N7K8vrMKFb2V1_anvKCh23DQFnFM-xe-ORN3IV17VnEyV4si1RyDTdoWy9ZRAilEjp2RGklPxnRenvwfaYjKXVPtQwbULDXTdea8KOv1rvptNV6JUHkEiqrMoTZKXY0J6lQqk1K9iXAux7gUzMqTKh_1BIPkiFTDZbpq_ARFNOFr0kOVum_JcBcsArZRUWC2PLNzwE1u9N3YFK77zY-Gcxm2xG1zmCepqleAzMMnU6NI1jFHZ1xJBH4oJ-4TC-iU2zBa0_zZz88-wSGoOpP1wM74PHU9gVTpfcPOMM6jRgPKciXYUX0r2fQZ6Z8Q
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Multi-die+semiconductor+structure+with+intermediate+vertical+side+chip+and+semiconductor+package+for+same&rft.inventor=Kong+Jackson+Chung+Peng&rft.inventor=Periaman+Shanggar&rft.inventor=Cheah+Bok+Eng&rft.inventor=Ooi+Kooi+Chi&rft.date=2017-11-07&rft.externalDBID=B2&rft.externalDocID=US9812425B2