Digital-to-analog converter with a sample and hold circuit and a continuous-time programmable block

A device, system, and method of a programmable circuit configured to operate in a buffered drive mode and blanking mode is disclosed. The programmable circuit includes a continuous-time digital-to-analog converter (CTDAC), a continuous-time block (CTB), coupled to the CTDAC, and a sample and hold (S...

Full description

Saved in:
Bibliographic Details
Main Authors Klein Hans, Hancioglu Erhan, Mann Eric N, Kutz Harold M, Williams Timothy John
Format Patent
LanguageEnglish
Published 27.06.2017
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A device, system, and method of a programmable circuit configured to operate in a buffered drive mode and blanking mode is disclosed. The programmable circuit includes a continuous-time digital-to-analog converter (CTDAC), a continuous-time block (CTB), coupled to the CTDAC, and a sample and hold (SH) circuit coupled to the CTDAC and the CTB. The programmable circuit is configured to operate in a buffered drive mode to buffer an output signal from the CTDAC. The programmable circuit, in buffered drive mode, is further configured to operate in a blanking mode to cause the SH circuit to perform a blanking operation on the CTDAC output signal.
Bibliography:Application Number: US201615387337