Method of operating and apparatus of memristor arrays with diagonal lines interconnect between memristor cells
A method of operating a plurality of memristive cells coupled as a memristor array includes initializing a first select line, and, in parallel for a number of memristor cells in the first select line, determining whether a level of conductance of the memristor cells in the first select line are with...
Saved in:
| Main Authors | , , |
|---|---|
| Format | Patent |
| Language | English |
| Published |
27.06.2017
|
| Subjects | |
| Online Access | Get full text |
Cover
Loading…
| Abstract | A method of operating a plurality of memristive cells coupled as a memristor array includes initializing a first select line, and, in parallel for a number of memristor cells in the first select line, determining whether a level of conductance of the memristor cells in the first select line are within a tolerance of a reference conductance, and, in response to a determination that the level of conductance is not within the tolerance of the reference conductance, adjusting the level of conductance for the memristor cells in the first select line. |
|---|---|
| AbstractList | A method of operating a plurality of memristive cells coupled as a memristor array includes initializing a first select line, and, in parallel for a number of memristor cells in the first select line, determining whether a level of conductance of the memristor cells in the first select line are within a tolerance of a reference conductance, and, in response to a determination that the level of conductance is not within the tolerance of the reference conductance, adjusting the level of conductance for the memristor cells in the first select line. |
| Author | Zheng Le Buchanan Brent Merced Grafals Emmanuelle J |
| Author_xml | – fullname: Buchanan Brent – fullname: Merced Grafals Emmanuelle J – fullname: Zheng Le |
| BookMark | eNqNi7sKwkAQRbfQwtc_zA9YBEVJqyg2Vmodxs1NsrCZWXZXgn-vgoWl1eVwzp2akahgYuSM3GlN2pAGRM5OWmKpiUPgNz7SR_Xoo0tZI3GM_Ew0uNxR7bhVYU_eCRI5yYhWRWAz3ZEHQH6eFt6nuRk37BMW350ZOh6u-9MSQSukwBaCXN0u5aYs1ttyV6z-SF7-D0UK |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences Physics |
| ExternalDocumentID | US9691479B1 |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_US9691479B13 |
| IEDL.DBID | EVB |
| IngestDate | Fri Jul 19 16:53:26 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_US9691479B13 |
| Notes | Application Number: US201615142995 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170627&DB=EPODOC&CC=US&NR=9691479B1 |
| ParticipantIDs | epo_espacenet_US9691479B1 |
| PublicationCentury | 2000 |
| PublicationDate | 20170627 |
| PublicationDateYYYYMMDD | 2017-06-27 |
| PublicationDate_xml | – month: 06 year: 2017 text: 20170627 day: 27 |
| PublicationDecade | 2010 |
| PublicationYear | 2017 |
| RelatedCompanies | Hewlett Packard Enterprise Development LP |
| RelatedCompanies_xml | – name: Hewlett Packard Enterprise Development LP |
| Score | 3.1007845 |
| Snippet | A method of operating a plurality of memristive cells coupled as a memristor array includes initializing a first select line, and, in parallel for a number of... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | INFORMATION STORAGE PHYSICS STATIC STORES |
| Title | Method of operating and apparatus of memristor arrays with diagonal lines interconnect between memristor cells |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170627&DB=EPODOC&locale=&CC=US&NR=9691479B1 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1La4NAEB5C-ry1tqXpiz0Ub1Ky0agHKUQTQiEPmqTkFnTVkkNUXEPpv-_MYtJc2usuO7DDzs5jv_kW4DlyXYsnbW4IPBCG6aSmQWGJ4XZiwdGjx06k2D7H3eHCfFtaywasd70wiif0S5EjokUJtPdK3dfFbxErUNhK-RKtcSh_Hcy9QK-zY-KC4bYe9Lz-dBJMfN33vcVMH797btdtm7bbw0TpCKNom9Bf_Y8eNaUUhx5lcAHHUxSWVZfQSDINzvzdx2sanI7q924NThRAU0gcrI1QXkE2Ur8-szxleUGcyOh9WJjFLCwUkfdW0tQm2SjagJKFZRl-S0YVV4an4ZNib0bRpWREFlEKwrqIitWQrYOVVNWX18AG_bk_NHALq726VovZfrOdG2hmeZbcAovbZpSaaco71ApL74sixtQu5TF3QmHxFrT-FHP3z9w9nJPeCT3F7QdoVuU2eUQ_XUVPSsM__0maGA |
| link.rule.ids | 230,309,783,888,25578,76884 |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3NT8IwFH8h-IE3RY342YPZbTGUAdthMWGDoPIVAcONbN1mOLAt64jxv_e9ZiAXvbZpk7bv9X30934FePQtq8nDOtcFCoRumJGhk1uiW41AcLTogekrts9Rqz83XhfNRQlW21oYxRP6pcgRUaME6nuu7uv0N4nlKmylfPJX2JQ892a2qxXRMXHB8LbmduzuZOyOHc1x7PlUG73bVsuqG22rg4HSAXrYJtHsdz86VJSS7luU3ikcTnCyOD-DUhhXoeJsP16rwvGweO-uwpECaAqJjYUSynOIh-rXZ5ZELEmJExmtD_PigHmpIvLeSOpah2tFG5AxL8u8b8ko48pQGj7J92bkXUpGZBGZIKyLyFkB2dobSVl9eQGs1505fR2XsNxt13I-3S22cQnlOInDK2BB3fAjI4p4g0ph6X1RBBjaRTzgpieavAa1P6e5_qfvASr92XCwHLyM3m7ghM6AkFS8fQvlPNuEd2izc_9e7fYPYhedCA |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Method+of+operating+and+apparatus+of+memristor+arrays+with+diagonal+lines+interconnect+between+memristor+cells&rft.inventor=Buchanan+Brent&rft.inventor=Merced+Grafals+Emmanuelle+J&rft.inventor=Zheng+Le&rft.date=2017-06-27&rft.externalDBID=B1&rft.externalDocID=US9691479B1 |