Instruction and logic for prefetcher throttling based on counts of memory accesses to data sources

A processor includes a core, a prefetcher, and a prefetcher control module. The prefetcher includes logic to make speculative prefetch requests through a memory subsystem for an element for execution by the core, and logic to store prefetched elements in a cache. The prefetcher control module includ...

Full description

Saved in:
Bibliographic Details
Main Authors Jagannathan Ashok, Sodani Avinash, Vinod Krishna N, Jain Prabhat
Format Patent
LanguageEnglish
Published 29.11.2016
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A processor includes a core, a prefetcher, and a prefetcher control module. The prefetcher includes logic to make speculative prefetch requests through a memory subsystem for an element for execution by the core, and logic to store prefetched elements in a cache. The prefetcher control module includes logic to determine counts of memory accesses to two types of memory and, based upon the counts and the type of memory, reduce the speculative prefetch requests of the prefetcher.
Bibliography:Application Number: US201414471261