Dynamic subroutine linkage optimizing shader performance
Allocation of memory registers for shaders by a processor is described herein. For each shader, registers are allocated based on the shader's level of complexity. Simpler shader instances are restricted to a smaller number of memory registers. More complex shader instances are allotted more reg...
Saved in:
Main Authors | , , , , |
---|---|
Format | Patent |
Language | English |
Published |
12.07.2016
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | Allocation of memory registers for shaders by a processor is described herein. For each shader, registers are allocated based on the shader's level of complexity. Simpler shader instances are restricted to a smaller number of memory registers. More complex shader instances are allotted more registers. To do so, developers' high level shading level (HLSL) language includes template classes of shaders that can later be replaced by complex or simple versions of the shader. The HLSL is converted to bytecode that can be used to rasterize pixels on a computing device. |
---|---|
Bibliography: | Application Number: US201314076886 |