Capacitor arrangements using a resistive switching memory cell structure

In one embodiment, a capacitive circuit can include: (i) a resistive storage element having a solid electrolyte, a first electrode coupled to a first side of the solid electrolyte, and a second electrode coupled to a second side of the solid electrolyte; (ii) the resistive storage element being conf...

Full description

Saved in:
Bibliographic Details
Main Authors DINH JOHN, HOLLMER SHANE, KWAN MING SANG, LEWIS DERRIC, BUSKIRK MICHAEL VAN, GOPINATH VENKATESH P, JAMESON JOHN R
Format Patent
LanguageEnglish
Published 14.06.2016
Subjects
Online AccessGet full text

Cover

Loading…
Abstract In one embodiment, a capacitive circuit can include: (i) a resistive storage element having a solid electrolyte, a first electrode coupled to a first side of the solid electrolyte, and a second electrode coupled to a second side of the solid electrolyte; (ii) the resistive storage element being configured to be programmed to a low resistance state by application of a program voltage in a forward bias direction to form a conductive path between the first and second electrodes, and being configured to be erased to a high resistance state by application of an erase voltage in a reverse bias direction to substantially dissolve the conductive path; and (iii) a first capacitor having the first electrode coupled to a first side of a first oxide layer, and a third electrode coupled to a second side of the first oxide layer.
AbstractList In one embodiment, a capacitive circuit can include: (i) a resistive storage element having a solid electrolyte, a first electrode coupled to a first side of the solid electrolyte, and a second electrode coupled to a second side of the solid electrolyte; (ii) the resistive storage element being configured to be programmed to a low resistance state by application of a program voltage in a forward bias direction to form a conductive path between the first and second electrodes, and being configured to be erased to a high resistance state by application of an erase voltage in a reverse bias direction to substantially dissolve the conductive path; and (iii) a first capacitor having the first electrode coupled to a first side of a first oxide layer, and a third electrode coupled to a second side of the first oxide layer.
Author DINH JOHN
KWAN MING SANG
HOLLMER SHANE
GOPINATH VENKATESH P
BUSKIRK MICHAEL VAN
LEWIS DERRIC
JAMESON JOHN R
Author_xml – fullname: DINH JOHN
– fullname: HOLLMER SHANE
– fullname: KWAN MING SANG
– fullname: LEWIS DERRIC
– fullname: BUSKIRK MICHAEL VAN
– fullname: GOPINATH VENKATESH P
– fullname: JAMESON JOHN R
BookMark eNqNjUsKwkAQBWehC3936AsIaiDo1qBkr67DMDyTgfmE7h7F26vgAVwVFAU1N5OUE2ambexondfMZJlt6hGRVKiITz1ZYogX9Q-QPL264WsjYuYXOYRAolycFsbSTO82CFY_LgydT9emXWPMHeQzQYJ2t8uhqve7TX3cVn8kb8g5Nr0
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US9368206B1
GroupedDBID EVB
ID FETCH-epo_espacenet_US9368206B13
IEDL.DBID EVB
IngestDate Fri Jul 19 15:16:16 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US9368206B13
Notes Application Number: US201414325119
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160614&DB=EPODOC&CC=US&NR=9368206B1
ParticipantIDs epo_espacenet_US9368206B1
PublicationCentury 2000
PublicationDate 20160614
PublicationDateYYYYMMDD 2016-06-14
PublicationDate_xml – month: 06
  year: 2016
  text: 20160614
  day: 14
PublicationDecade 2010
PublicationYear 2016
RelatedCompanies ADESTO TECHNOLOGIES CORPORATION
RelatedCompanies_xml – name: ADESTO TECHNOLOGIES CORPORATION
Score 3.0379636
Snippet In one embodiment, a capacitive circuit can include: (i) a resistive storage element having a solid electrolyte, a first electrode coupled to a first side of...
SourceID epo
SourceType Open Access Repository
SubjectTerms INFORMATION STORAGE
PHYSICS
STATIC STORES
Title Capacitor arrangements using a resistive switching memory cell structure
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160614&DB=EPODOC&locale=&CC=US&NR=9368206B1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1NS8NAEB1K_bxpVKxf7EFyC6ZN0jSHICRpCUI_sK30VrabjfRgWpJo8d87s6bVi153YdkMvMzM7ntvAe7JgCVNLdMQKTcN2xbCwCrDMVxuCSfhUnaUFqY_aMdT-2nmzGqw3GphlE_oRpkjIqIE4r1U_-v1zyFWpLiVxcNiiUOrx97Ej_SqO262qcHRo8DvjobRMNTD0J-O9cGz71ltcioPsFHawyraJTB0XwISpax_Z5TeCeyPcLGsPIWazDQ4CrcPr2lw2K_uuzU4UARNUeBgBcLiDOIQE5xAJOaM5zmJA5RMjRGF_ZVxhg00AfdDsmKzLBVXkr0RofaT0TE9-7aMfc_lObBedxLGBm5uvgvEfDrefYZ1AfVslclLYFijiZadJlQJ2V4H8zdPeMdxXVOI1PNaDWj8uczVP3PXcEwRJV5U076BOm5O3mIGLhd3KnZfI-2MSw
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1NT8JAEJ0Q_MCbokb83IPprRFoS-mhMWkLqcpXBAw3sixbw8FC2irx3zuzFvSi191ks53kdWZ233sLcEsGLFFkVHUR8apumkLoWGVYus0NYc25lE2lhen2GuHYfJxYkwIsNloY5RO6VuaIiCiBeM_U_3r1c4gVKG5lejdb4NDyvj1yAy3vjmsNanC0wHNbg37Q9zXfd8dDrffsOkaDnMo9bJR2sMK2CQytF49EKavfGaV9CLsDXCzOjqAg4zKU_M3Da2XY7-b33WXYUwRNkeJgDsL0GEIfE5xAJCaMJwmJA5RMjRGF_ZVxhg00AfdDsnS9yBRXkr0RofaT0TE9-7aMfU_kCbB2a-SHOm5uug3EdDzcfoZxCsV4GcszYFijiboZzakSMp0m5m8-503LtqtCRI5Tr0Dlz2XO_5m7gVI46namnYfe0wUcUHSJI1UzL6GIG5VXmI2z2bWK4xfkRY8-
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Capacitor+arrangements+using+a+resistive+switching+memory+cell+structure&rft.inventor=DINH+JOHN&rft.inventor=HOLLMER+SHANE&rft.inventor=KWAN+MING+SANG&rft.inventor=LEWIS+DERRIC&rft.inventor=BUSKIRK+MICHAEL+VAN&rft.inventor=GOPINATH+VENKATESH+P&rft.inventor=JAMESON+JOHN+R&rft.date=2016-06-14&rft.externalDBID=B1&rft.externalDocID=US9368206B1