Clamping circuit, a semiconductor apparatus including the same, and a clamping method of the semiconductor apparatus

A semiconductor apparatus that includes: a first high-voltage transistor having a gate and a first electrode, wherein the first electrode is connected to a first pad and a parasitic capacitance forms between the gate and the first electrode; and a clamping circuit that is connected to the gate of th...

Full description

Saved in:
Bibliographic Details
Main Authors KO JAE-HYOK, CHO SANG-YOUNG, KIM WOO-SEOK, KIM HAN-GU
Format Patent
LanguageEnglish
Published 23.02.2016
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A semiconductor apparatus that includes: a first high-voltage transistor having a gate and a first electrode, wherein the first electrode is connected to a first pad and a parasitic capacitance forms between the gate and the first electrode; and a clamping circuit that is connected to the gate of the first high-voltage transistor, wherein the clamping circuit detects a change in a level of a gate voltage of the first high-voltage transistor due to electrostatic discharge, and clamps the gate voltage of the first high-voltage transistor according to a result of the detection.
AbstractList A semiconductor apparatus that includes: a first high-voltage transistor having a gate and a first electrode, wherein the first electrode is connected to a first pad and a parasitic capacitance forms between the gate and the first electrode; and a clamping circuit that is connected to the gate of the first high-voltage transistor, wherein the clamping circuit detects a change in a level of a gate voltage of the first high-voltage transistor due to electrostatic discharge, and clamps the gate voltage of the first high-voltage transistor according to a result of the detection.
Author CHO SANG-YOUNG
KO JAE-HYOK
KIM HAN-GU
KIM WOO-SEOK
Author_xml – fullname: KO JAE-HYOK
– fullname: CHO SANG-YOUNG
– fullname: KIM WOO-SEOK
– fullname: KIM HAN-GU
BookMark eNqNzLsOwjAMheEMMHB7Bz8ASKUIIVYqEDswV5bjtpEaJ2qc96cI2BiYzvKdf24mEoRnRqsefXTSArmBstM1ICT2joLYTBoGwBhxQM0JnFCf7Qtrx5DQ86jFjg_6VjxrFyyE5k1-h5Zm2mCfePXZhYHL-V5dNxxDzSkisbDWj9uxPBTbYn8qd3-QJ1z5Rkw
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US9270105B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US9270105B23
IEDL.DBID EVB
IngestDate Fri Jul 19 15:30:45 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US9270105B23
Notes Application Number: US201314016644
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160223&DB=EPODOC&CC=US&NR=9270105B2
ParticipantIDs epo_espacenet_US9270105B2
PublicationCentury 2000
PublicationDate 20160223
PublicationDateYYYYMMDD 2016-02-23
PublicationDate_xml – month: 02
  year: 2016
  text: 20160223
  day: 23
PublicationDecade 2010
PublicationYear 2016
RelatedCompanies SAMSUNG ELECTRONICS CO., LTD
RelatedCompanies_xml – name: SAMSUNG ELECTRONICS CO., LTD
Score 3.0216608
Snippet A semiconductor apparatus that includes: a first high-voltage transistor having a gate and a first electrode, wherein the first electrode is connected to a...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
GENERATION
SEMICONDUCTOR DEVICES
Title Clamping circuit, a semiconductor apparatus including the same, and a clamping method of the semiconductor apparatus
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160223&DB=EPODOC&locale=&CC=US&NR=9270105B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp-L8Ig_SJ4vrh-n6UIS1G0PYB26TvY00aaEw07G2-O97yT70QX0LyeVILtz98nV3AA9CCFshkSkQrk2Xctv00RSbls1aMWUW9xP1ojsY0v7MfZ0_z2uQ7XxhdJzQTx0cETWKo76X2l6vvi-xIv23sniKM6zKX3rTIDK2p2OLIiQ5RtQJuuNRNAqNMAxmE2P4Fvi2p3JBdtBaH-Au2lPK0H3vKKeU1U9E6Z3C4RiZyfIMaolswHG4S7zWgKPB9r0bi1vVK86hDHHtlHMT4dmaV1n5SBgp1Nf2XKqYrfmasJUO5F0VJJN8WSlUIri_IwX7SJBaCuzBd1w2qaNJnm5Ifmd0AaTXnYZ9E4e_2ItqMZvsJ-pcQl3mMrkC4tmu51OvJVjcdq2Utp00bie2I4RL05g5TWj-yeb6n7YbOFEy1x7ezi3Uy3WV3CFGl_G9lu4X8biZNQ
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8MwDLamgYAbDBDjmQPqiYr1QboeKqS1mwbsJbah3aY0aaVK0E5rK_4-TvaAA3CLEsdKHNlfXrYBboUQpkQiXSBc6zblpu6iKdYNkzVCygzuRvJFtz-g3an9PHuYVSDZ-MKoOKGfKjgiahRHfS-UvV58X2IF6m9lfh8mWJU9diZeoK1PxwZFSLK0oOW1R8Ng6Gu-703H2uDVc01H5oJsobXewR22I5Wh_daSTimLn4jSOYTdETJLiyOoRGkN9v1N4rUa7PXX791YXKtefgyFj2snnZsIT5a8TIo7wkguv7ZnqYzZmi0JW6hA3mVOkpS_lxKVCO7vSM4-IqROBfbgGy6r1NEki1ckvzM6AdJpT_yujsOfb0U1n463E7VOoZpmaXQGxDFtx6VOQ7CwaRsxbVpx2IxMSwibxiGz6lD_k835P203sN-d9Hvz3tPg5QIOpPyVt7d1CdViWUZXiNdFeK0k_QVOiJwo
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Clamping+circuit%2C+a+semiconductor+apparatus+including+the+same%2C+and+a+clamping+method+of+the+semiconductor+apparatus&rft.inventor=KO+JAE-HYOK&rft.inventor=CHO+SANG-YOUNG&rft.inventor=KIM+WOO-SEOK&rft.inventor=KIM+HAN-GU&rft.date=2016-02-23&rft.externalDBID=B2&rft.externalDocID=US9270105B2