Methods, structures, and designs for self-aligning local interconnects used in integrated circuits
An integrated circuit includes a gate electrode level region that includes a plurality of linear-shaped conductive structures. Each of the plurality of linear-shaped conductive structures is defined to extend lengthwise in a first direction. Some of the plurality of linear-shaped conductive structur...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
19.01.2016
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | An integrated circuit includes a gate electrode level region that includes a plurality of linear-shaped conductive structures. Each of the plurality of linear-shaped conductive structures is defined to extend lengthwise in a first direction. Some of the plurality of linear-shaped conductive structures form one or more gate electrodes of corresponding transistor devices. A local interconnect conductive structure is formed between two of the plurality of linear-shaped conductive structures so as to extend in the first direction along the two of the plurality of linear-shaped conductive structures. |
---|---|
AbstractList | An integrated circuit includes a gate electrode level region that includes a plurality of linear-shaped conductive structures. Each of the plurality of linear-shaped conductive structures is defined to extend lengthwise in a first direction. Some of the plurality of linear-shaped conductive structures form one or more gate electrodes of corresponding transistor devices. A local interconnect conductive structure is formed between two of the plurality of linear-shaped conductive structures so as to extend in the first direction along the two of the plurality of linear-shaped conductive structures. |
Author | SMAYLING MICHAEL C BECKER SCOTT T |
Author_xml | – fullname: BECKER SCOTT T – fullname: SMAYLING MICHAEL C |
BookMark | eNqNijsOwjAQBV1Awe8OewAiQZKGFgSioQLqyKzXwZK1jrzr-2MhDkD1ZkZvaWacmBbmdSN9JydbEM0FtWSqbNmBIwkjC_iUQSj6xsbqgUeICW2EwEoZEzOhChQhV9O3jtlqNQwZS1BZm7m3UWjz25WBy_lxujY0pYFkskhMOjzvh7bf9fvu2HZ_XD5AuT_d |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
ExternalDocumentID | US9240413B2 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US9240413B23 |
IEDL.DBID | EVB |
IngestDate | Fri Sep 06 06:12:01 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US9240413B23 |
Notes | Application Number: US201414188321 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160119&DB=EPODOC&CC=US&NR=9240413B2 |
ParticipantIDs | epo_espacenet_US9240413B2 |
PublicationCentury | 2000 |
PublicationDate | 20160119 |
PublicationDateYYYYMMDD | 2016-01-19 |
PublicationDate_xml | – month: 01 year: 2016 text: 20160119 day: 19 |
PublicationDecade | 2010 |
PublicationYear | 2016 |
RelatedCompanies | TELA INNOVATIONS, INC |
RelatedCompanies_xml | – name: TELA INNOVATIONS, INC |
Score | 3.0126524 |
Snippet | An integrated circuit includes a gate electrode level region that includes a plurality of linear-shaped conductive structures. Each of the plurality of... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | APPARATUS SPECIALLY ADAPTED THEREFOR BASIC ELECTRIC ELEMENTS CALCULATING CINEMATOGRAPHY COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY ELECTROGRAPHY HOLOGRAPHY MATERIALS THEREFOR ORIGINALS THEREFOR PHOTOGRAPHY PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES PHYSICS SEMICONDUCTOR DEVICES |
Title | Methods, structures, and designs for self-aligning local interconnects used in integrated circuits |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160119&DB=EPODOC&locale=&CC=US&NR=9240413B2 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5Kfd60KtYXe5CcGnTbZjWHICRpKUIf2EZ6K8luWgKSlm6Kf9-ZtY1e9DqBJTubmW9mMvMtwL0SzQRxJbYll0Sqzdu2q-hbngs-F61WnDzTvHN_IHpR-3XqTCuQ7WZhDE_opyFHRIuSaO-F8dernyJWaHor9UOSoWj50p14obXNjrkgCjMr9L3OaBgOAysIvGhsDd48TDMe0V_76K33KIommv3Ou09DKavfiNI9gf0RLpYXp1BJ8xocBbuL12pw2N_-767BgWnQlBqFWyPUZ5D0za3PusG-yV83mDE3WJwrpkw7hmYYiDKdfsxtDLIXVPhgBrIYcUOsJbW2yEKzjU4ViljJGKGYzNZykxX6HFi3Mwl6Nr72rFTRLBqXG2xdQDVf5uklMP4k8AQc5SgEcQRuV8jUdR3ZbNIRJLwO9T-Xufrn2TUck66pEsHdG6jiZtNbxOYiuTNa_QJKRpUI |
link.rule.ids | 230,309,786,891,25594,76906 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8JAEJ4QfOBNUSM-92B6otEFuthDY0ILQaVABAw3QneLaWIKYUv8-86sgF70Ok023dnOfDPTmW8BbpWoRIgrU1tySaTavGa7ir7lmeAzUa1Ooweadw67oj2qPY-dcQ6SzSyM4Qn9NOSIaFES7T0z_nrxU8QKTG-lvosSFM0fW0MvsNbZMRdEYWYFDa_Z7wU93_J9bzSwuq8ephn36K8b6K136kTOS5HTW4OGUha_EaV1CLt9XCzNjiAXp0Uo-JuL14qwH67_dxdhzzRoSo3CtRHqY4hCc-uzLrNv8tcVZsxlNk0VU6YdQzMMRJmOP2Y2BtnvVPhgBrIYcUMsJbW2yEyzlY4VitiWMUIxmSzlKsn0CbBWc-i3bXztyVZFk9Fgu8HqKeTTeRqfAeN1gSfgKEchiCNwu0LGruvISoWOIOIlKP25zPk_z26g0B6GnUnnqftyAQekd6pKcPcS8rjx-ApxOouujYa_AGv2l_U |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Methods%2C+structures%2C+and+designs+for+self-aligning+local+interconnects+used+in+integrated+circuits&rft.inventor=BECKER+SCOTT+T&rft.inventor=SMAYLING+MICHAEL+C&rft.date=2016-01-19&rft.externalDBID=B2&rft.externalDocID=US9240413B2 |