Method for operating low-cost EEPROM array

• Main Authors: YEH YANG-SEN, LIN HSINANG, WU CHENG-YING, FAN YA-TING, HUANG WENIEN
• Format: Patent
• Language: English
• Published: 19.01.2016
• Subjects: INFORMATION STORAGE; PHYSICS; STATIC STORES

A method for operating a low-cost EEPROM array is disclosed. The EEPROM array comprises bit lines, word lines, common source lines, and sub-memory arrays. The bit lines are divided into bit line groups. The word lines include a first word line and a second word line. The common source lines include a first common source line. Each sub-memory array includes a first memory cell and a second memory cell, which are respectively connected with the first and second word lines. Each of the first and second memory cells is also connected with the first bit line group and the first common source line. The first and second memory cells are operation memory cells and symmetrically arranged at two sides of the first common source line. The method operates all the operation memory cells and uses special biases to program or erase memory cells massively in a single operation.