Semiconductor memory device for use in multi-chip package
Provides is a multi-chip package including a plurality of semiconductor memory devices. Each of semiconductor memory devices includes a register and a control circuit. The register is configured to store start sequence information representing start of execution of a refresh operation in the multi-c...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
05.01.2016
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | Provides is a multi-chip package including a plurality of semiconductor memory devices. Each of semiconductor memory devices includes a register and a control circuit. The register is configured to store start sequence information representing start of execution of a refresh operation in the multi-chip package. The control circuit is configured to control start of the execution of the refresh operation in response to the start sequence information stored in the register. Since the start of the execution of the refresh operation is performed in sequence of respective semiconductor memory devices according to the start sequence information stored in the register, consumption of peak current may be reduced in a power saving mode. |
---|---|
Bibliography: | Application Number: US201414336689 |