Secure digital input/output low-power mode
A low-power mode for interfaces, such as secure digital input/output (SDIO) interfaces, is described. The low-power mode provides significant power savings while allowing rapid resumption of data transfer on the interface. The SDIO low-power mode gates an SDIO clock and transitions the SDIO bus to a...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
04.08.2015
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A low-power mode for interfaces, such as secure digital input/output (SDIO) interfaces, is described. The low-power mode provides significant power savings while allowing rapid resumption of data transfer on the interface. The SDIO low-power mode gates an SDIO clock and transitions the SDIO bus to a 1-bit mode. One line of the bus carries the 1-bit data while another line carries interrupts from an SDIO peripheral. Normal data transmission results in enabling the SDIO clock and setting the bus set to the 4-bit mode. |
---|---|
Bibliography: | Application Number: US201113116230 |