Variable resistance nonvolatile memory device and method of writing thereby

Provided is a variable resistance nonvolatile memory device that achieves, in multi-bit simultaneous writing for increasing a writing speed, writing with little variation caused by positions of memory cells in multi-bit simultaneous writing. The variable resistance nonvolatile memory device includes...

Full description

Saved in:
Bibliographic Details
Main Authors AZUMA RYOTARO, KAWAHARA AKIFUMI, SHIMAKAWA KAZUHIKO, TANABE KOUHEI
Format Patent
LanguageEnglish
Published 02.12.2014
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:Provided is a variable resistance nonvolatile memory device that achieves, in multi-bit simultaneous writing for increasing a writing speed, writing with little variation caused by positions of memory cells in multi-bit simultaneous writing. The variable resistance nonvolatile memory device includes bit lines, word lines, memory cells, a first write circuit (e.g., a write circuit (60-0)), a second write circuit (e.g., a write circuit (60-k−1)), a first selection circuit (e.g., a selection circuit (S0-0)), a second selection circuit (e.g., a selection circuit (S0_k−1)), and a first word line drive circuit (a word line drive circuit (40-1)), wherein the first selection circuit (e.g., an NMOS transistor (TS0-0-0 to TS0-0_m−1) included in the selection circuit) has a greater ON resistance than the second selection circuit (e.g., an NMOS transistor (TS0_k−1-0 to TS0_k−1_m−1) included in the selection circuit) does.
Bibliography:Application Number: US201213990280