Processor with assignable general purpose register set
A processor has a central processing unit (CPU), a first CPU register set, a second CPU register set, a multiplexer logic for either coupling the first or the second CPU register set with the CPU, and control logic for controlling the multiplexer logic to switch from the first CPU register set to th...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
02.09.2014
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A processor has a central processing unit (CPU), a first CPU register set, a second CPU register set, a multiplexer logic for either coupling the first or the second CPU register set with the CPU, and control logic for controlling the multiplexer logic to switch from the first CPU register set to the second CPU register set upon receipt of at least one of a plurality of interrupt signals, wherein the at least one of a plurality of interrupt signals must meet a condition that is programmable within the control logic. |
---|---|
Bibliography: | Application Number: US20100749065 |