Frequency multiplier and method of multiplying frequency

A frequency multiplier in accordance with some embodiments of the inventive concept may include a pulse generator receiving a differential clock signal from a delay locked loop having a plurality of delay cells to generate a pulse signal for generation of a multiplication clock signal. The pulse gen...

Full description

Saved in:
Bibliographic Details
Main Authors JUNG JIWAN, JUNG SEONG-OOK, RYU KYUNGHO
Format Patent
LanguageEnglish
Published 01.04.2014
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A frequency multiplier in accordance with some embodiments of the inventive concept may include a pulse generator receiving a differential clock signal from a delay locked loop having a plurality of delay cells to generate a pulse signal for generation of a multiplication clock signal. The pulse generator comprises an intermediate pulse signal generation unit receiving the differential clock signal to generate intermediate pulse signals; and an overlap correction unit correcting an overlap between the intermediate pulse signals to generate correction pulse signals.
Bibliography:Application Number: US201213613550