ADPLL circuit, semiconductor device, and portable information device

The present invention provides ABS precision improving means under ADPLL environment or environment close to the ADPLL environment and realizes shortening of process time of the ABS. In a digital frequency comparator in an ABS circuit, a DFF for storing an initial phase difference in a DPE signal ou...

Full description

Saved in:
Bibliographic Details
Main Authors KITAMURA TOMOMITSU, SHIMBO JIRO, ENDO RYO
Format Patent
LanguageEnglish
Published 28.01.2014
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:The present invention provides ABS precision improving means under ADPLL environment or environment close to the ADPLL environment and realizes shortening of process time of the ABS. In a digital frequency comparator in an ABS circuit, a DFF for storing an initial phase difference in a DPE signal output from a DPFD is prepared. Immediately after start of ABS operation, a DPE signal output from the DPFD is recorded as a signal expressing an initial phase difference in an internal circuit of the DPFD into the DFF. After that, the digital frequency comparator performs ABS by using a signal obtained by subtracting the initial phase error recorded in the DFF from an input DPE signal, thereby realizing high-speed and stabilized ABS operation.
Bibliography:Application Number: US201213616449