Memory controller idle mode

An apparatus and method for dynamically modifying one or more operating conditions of a memory controller in an electronic device. Operating conditions may comprise clock frequency and power, which may be modified or removed. Dynamic modification of operating conditions may be done for purposes of o...

Full description

Saved in:
Bibliographic Details
Main Authors DAHAN FRANCK, DUBOST GILLES, DUBOIS SYLVAIN
Format Patent
LanguageEnglish
Published 04.06.2013
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:An apparatus and method for dynamically modifying one or more operating conditions of a memory controller in an electronic device. Operating conditions may comprise clock frequency and power, which may be modified or removed. Dynamic modification of operating conditions may be done for purposes of optimizing a parameter, such as power consumption. A mode, referred to as idle mode, may be used as a transitional or operational mode for the memory controller. The performance of the memory controller may dynamically vary in response to changes in its operating conditions. As such, the memory controller may comprise multiple modes, or submodes, of operation. The performance of the memory controller may depend on the type of memory it controls, for instance Double Data Rate (DDR) Dynamic Random Access Memory (DRAM).
Bibliography:Application Number: US20070948844