Simulating a different number of memory circuit devices

A system and method are provided for simulating a different number of memory circuits. Included is an interface circuit in communication with a first number of memory circuits and a system. Such interface circuit is operable to interface the memory circuits and the system for simulating at least one...

Full description

Saved in:
Bibliographic Details
Main Authors RAJAN SURESH NATARAJAN, SCHAKEL KEITH R, WANG DAVID T, SMITH MICHAEL JOHN SEBASTIAN, WEBER FREDERICK DANIEL
Format Patent
LanguageEnglish
Published 22.01.2013
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A system and method are provided for simulating a different number of memory circuits. Included is an interface circuit in communication with a first number of memory circuits and a system. Such interface circuit is operable to interface the memory circuits and the system for simulating at least one memory circuit of a second number. Further, the interface circuit interfaces a majority of address or control signals of the memory circuits.
Bibliography:Application Number: US20060461420