Method of manufacturing a semiconductor package and semiconductor package having an electrode pad with a small pitch
A board on which a wiring having an electrode pad is formed is prepared. A resist film is formed on the board in order to cover the wiring and then the resist film is left on the electrode pad through patterning. An inorganic insulating film is formed on the board in order to cover the wiring and th...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
16.10.2012
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A board on which a wiring having an electrode pad is formed is prepared. A resist film is formed on the board in order to cover the wiring and then the resist film is left on the electrode pad through patterning. An inorganic insulating film is formed on the board in order to cover the wiring and then the resist film is removed, thereby removing the inorganic insulating film provided on the resist film to leave the inorganic insulating film between the wirings. A solder resist layer is formed on the board in order to cover the wiring and then the electrode pad is exposed. |
---|---|
AbstractList | A board on which a wiring having an electrode pad is formed is prepared. A resist film is formed on the board in order to cover the wiring and then the resist film is left on the electrode pad through patterning. An inorganic insulating film is formed on the board in order to cover the wiring and then the resist film is removed, thereby removing the inorganic insulating film provided on the resist film to leave the inorganic insulating film between the wirings. A solder resist layer is formed on the board in order to cover the wiring and then the electrode pad is exposed. |
Author | SHIMIZU NORIYOSHI ROKUGAWA AKIO |
Author_xml | – fullname: ROKUGAWA AKIO – fullname: SHIMIZU NORIYOSHI |
BookMark | eNqNjDsOwjAQBV1Awe8OewGaIITrIBANFVBHK3sTWzi7kbOB6xMQLRLVK-bNzM2EhWlm9EwaxIPU0CIPNTodcuQGEHpqoxP2g1PJ0KG7Y0OA7H-QgI-PyECJnGbxNDIPz6jhnWsxJeiiurA00xpTT6vvLgwcD9f9aU2dVNSPQWLS6naxhbV2ty2LzR-XF3nVRmE |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US8288875B2 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US8288875B23 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 16:01:04 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US8288875B23 |
Notes | Application Number: US20100749117 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20121016&DB=EPODOC&CC=US&NR=8288875B2 |
ParticipantIDs | epo_espacenet_US8288875B2 |
PublicationCentury | 2000 |
PublicationDate | 20121016 |
PublicationDateYYYYMMDD | 2012-10-16 |
PublicationDate_xml | – month: 10 year: 2012 text: 20121016 day: 16 |
PublicationDecade | 2010 |
PublicationYear | 2012 |
RelatedCompanies | SHIMIZU NORIYOSHI SHINKO ELECTRIC INDUSTRIES CO., LTD ROKUGAWA AKIO |
RelatedCompanies_xml | – name: SHIMIZU NORIYOSHI – name: SHINKO ELECTRIC INDUSTRIES CO., LTD – name: ROKUGAWA AKIO |
Score | 2.8643656 |
Snippet | A board on which a wiring having an electrode pad is formed is prepared. A resist film is formed on the board in order to cover the wiring and then the resist... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | Method of manufacturing a semiconductor package and semiconductor package having an electrode pad with a small pitch |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20121016&DB=EPODOC&locale=&CC=US&NR=8288875B2 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3da8IwED_EjW1vm9uY-yIPo29ldra1PpSBrSIDP5g6fJNcmoKoqWhl__4uobq9uLeQI0dy4Xf5_N0BvCCiI2oitdHF1HbrQtiYBIntoCcDFwOPO5rg3Ov73Yn7MfWmJZjvuTAmTui3CY5IiBKE99z46_XvJVZs_lZuX3FOVdl7ZxzGVnE61tGwHN-KW2F7OIgHkRVF4WRk9T9DOlgQnLwWeesT2kU3NBjaXy1NSln_XVE6l3A6JGUqv4KSVBU4j_aJ1ypw1iveu6lYQG97DXnP5HpmWcpWXO00IcEwDBlnW_3BPVM6cmu2YTSeBTkJxlVyRKKJ-bqhYkUSnESSLGH6TlarW_Hlkq3nNJ83wDrtcdS1qfuzg6lmk9FhoPVbKKtMyTtgQSC4F9QkpjV0XdHAOm9Kr5HS3g-xmbxVoXpUzf0_sge40DbXrtzxH6Gcb3byidboHJ-NdX8An8Oa8w |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8QNOKbokb87IPZ2yKTDcbDYsIGQWVABAxvpNdtCRE6AiP--16bib7gW9NLL-01v-vn7w7gAREtURWJiTYmpl0TwsTIjUwLndi10XW4pQjOYb_endivU2dagPkPF0bHCf3SwREJUYLwnml_vfq9xAr038rNI86pKn3ujL3AyE_HKhqWVTeCltceDoKBb_i-NxkZ_XePDhYEJ6dF3vqAdtgNBYb2R0uRUlZ_V5TOCRwOSZnMTqEQyzKU_J_Ea2U4CvP3birm0NucQRbqXM8sTdiSy60iJGiGIeNsoz64p1JFbk3XjMbzSU6CcRntkShivmooWZ4EJ4pJFjF1J6vULfliwVZzms9zYJ322O-a1P3ZzlSzyWg30NoFFGUq40tgriu441ZjTKpo26KBNd6MnUZCez_EZvRUgcpeNVf_yO6h1B2HvVnvpf92DcfK_sqtW_UbKGbrbXxL63WGd9rS3xGfneY |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Method+of+manufacturing+a+semiconductor+package+and+semiconductor+package+having+an+electrode+pad+with+a+small+pitch&rft.inventor=ROKUGAWA+AKIO&rft.inventor=SHIMIZU+NORIYOSHI&rft.date=2012-10-16&rft.externalDBID=B2&rft.externalDocID=US8288875B2 |