False-link protection circuit and method for utilizing same

Disclosed is a false-link protection circuit comprising at least one native switch coupled between a communication terminal of a first differential switch and a communication terminal of a second differential switch. The at least one native switch is configured to provide an attenuation path for a p...

Full description

Saved in:
Bibliographic Details
Main Authors AZIZ JOSEPH, WONG ARKW, TAM DEREK, CHAN KEVIN
Format Patent
LanguageEnglish
Published 24.07.2012
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:Disclosed is a false-link protection circuit comprising at least one native switch coupled between a communication terminal of a first differential switch and a communication terminal of a second differential switch. The at least one native switch is configured to provide an attenuation path for a pulse link signal received by either communication terminal when the first and second differential switches are in a powered down state. According to one embodiment, a method to attenuate a pulse link signal comprises activating a native switch of a false-link protection circuit by powering down first and second differential switches, receiving a pulse link signal at a communication terminal of one of the first and second differential switches, and attenuating the pulse link signal by diverting it through the false-link protection circuit when the first and second differential switches are in a powered down state.
Bibliography:Application Number: US20100660430