Flash memory programming and verification with reduced leakage current

A flash memory system configured in accordance with an example embodiment of the invention employs a virtual ground array architecture. During programming operations, target memory cells are biased with a positive source bias voltage to reduce or eliminate leakage current that might otherwise conduc...

Full description

Saved in:
Bibliographic Details
Main Authors MELIK-MARTIROSIAN ASHOT, RUNNION ED, RANDOLPH MARK, DING MENG
Format Patent
LanguageEnglish
Published 04.10.2011
Subjects
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online AccessGet full text

Cover

More Information
Summary:A flash memory system configured in accordance with an example embodiment of the invention employs a virtual ground array architecture. During programming operations, target memory cells are biased with a positive source bias voltage to reduce or eliminate leakage current that might otherwise conduct through the target memory cells. A positive source bias voltage may also be applied to target memory cells during verification operations (program verify, soft program verify, erase verify) to reduce or eliminate leakage current that might otherwise introduce errors in the verification operations.
Bibliography:Application Number: US20090557721