Very small swing high performance asynchronous CMOS static memory (multi-port register file) with power reducing column multiplexing scheme

The present invention relates to a multi-port register file memory or SRAM including a plurality of storage elements and other circuitry that operate synchronously or asynchronously. The storage elements are arranged in rows and columns and store data. Two read port pairs are coupled to each of the...

Full description

Saved in:
Bibliographic Details
Main Authors KNEBELSBERGER DAVID W, SLAMOWITZ MARK, SMITH DOUGLAS D, BUER MYRON
Format Patent
LanguageEnglish
Published 26.07.2011
Subjects
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online AccessGet full text

Cover

More Information
Summary:The present invention relates to a multi-port register file memory or SRAM including a plurality of storage elements and other circuitry that operate synchronously or asynchronously. The storage elements are arranged in rows and columns and store data. Two read port pairs are coupled to each of the storage elements and a differential sensing device or circuit. The read port is coupled to the storage elements in an isolated manner, enabling a plurality of cells to be arranged in such rows and columns. The sensing device is adapted to sense a small voltage swing. A column mux circuit is coupled to each column and the sensing device. Performance is not degraded unusually as the power supply voltage is reduced due to bus drop or inductive effects.
Bibliography:Application Number: US20090617570