Semiconductor memory device suitable for mounting on portable terminal

A trigger producing circuit provides a trigger signal. A delay circuit receives the trigger signal, and provides a delay signal produced by delaying the trigger signal. A clock counter receives clocks, counts the received clocks for a period from reception of the trigger signal to reception of the d...

Full description

Saved in:
Bibliographic Details
Main Author TSUKUDE MASAKI
Format Patent
LanguageEnglish
Published 19.07.2011
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A trigger producing circuit provides a trigger signal. A delay circuit receives the trigger signal, and provides a delay signal produced by delaying the trigger signal. A clock counter receives clocks, counts the received clocks for a period from reception of the trigger signal to reception of the delay signal, and provides a result of the counting. A determining circuit stores a relationship between the number of clocks and a latency, and determines the latency corresponding to the result of counting provided from the clock counter. A latency register holds the determined latency. A WAIT control circuit externally provides a WAIT signal based on the latency held in the latency register.
Bibliography:Application Number: US20080333913