Sense amplifier with capacitance-coupled differential sense amplifier
During first portion of a first read cycle determining that a first input of a sense amplifier is to receive information based upon a state of a storage cell during a first portion of a read cycle, and determining that a conductance at the first input is substantially equal to a conductance at a sec...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
19.07.2011
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | During first portion of a first read cycle determining that a first input of a sense amplifier is to receive information based upon a state of a storage cell during a first portion of a read cycle, and determining that a conductance at the first input is substantially equal to a conductance at a second input of the sense amplifier during the first portion. A plurality of NAND string modules are connected to a global bit line of a memory device that includes a memory column where a plurality of NAND strings and a buffer are formed. |
---|---|
Bibliography: | Application Number: US20080134905 |