High slew rate amplifier, analog-to-digital converter using same, CMOS imager using the analog-to-digital converter and related methods

An amplifier, which may be used in a pipelined analog-to-digital converter, includes a first amplifier stage driving a second amplifier stage. At least one compensation capacitor is coupled to provide negative feedback through the capacitor from the second amplifier stage to the first amplifier stag...

Full description

Saved in:
Bibliographic Details
Main Author CHO TAEHEE
Format Patent
LanguageEnglish
Published 01.03.2011
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:An amplifier, which may be used in a pipelined analog-to-digital converter, includes a first amplifier stage driving a second amplifier stage. At least one compensation capacitor is coupled to provide negative feedback through the capacitor from the second amplifier stage to the first amplifier stage. The slew rate of the amplifier is enhanced by substantially reducing the negative feedback coupled through the capacitor during a period following the transition of a signal applied to an input terminal of the amplifier. If the first stage of the amplifier has complementary signal nodes, the negative feedback coupled through the capacitor may be reduced, for example, by closing a switch coupled between first and second complementary nodes of the first amplifier stage.
Bibliography:Application Number: US20090498973