LDMOS device with multiple gate insulating members

An LDMOS device and method of fabrication are provided. The LDMOS device has a substrate with a source region and a drain region formed in the substrate. An insulating layer is provided on a portion of the substrate between the source and the drain region, such that a planar interface is provided be...

Full description

Saved in:
Bibliographic Details
Main Authors LIU MU-YI, YANG ICHEN, CHEN KUAN-PO, LU TAONG, HSU CHIA-LUN
Format Patent
LanguageEnglish
Published 25.01.2011
Subjects
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online AccessGet full text

Cover

Abstract An LDMOS device and method of fabrication are provided. The LDMOS device has a substrate with a source region and a drain region formed in the substrate. An insulating layer is provided on a portion of the substrate between the source and the drain region, such that a planar interface is provided between the insulating layer and a surface of the substrate. An insulating member is then formed on a portion of the insulating layer, and a gate layer is formed over part of the insulating member and the insulating layer. By employing such a structure, it has been found that a flat current path exists which enables the on-resistance to be decreased while maintaining a high breakdown voltage.
AbstractList An LDMOS device and method of fabrication are provided. The LDMOS device has a substrate with a source region and a drain region formed in the substrate. An insulating layer is provided on a portion of the substrate between the source and the drain region, such that a planar interface is provided between the insulating layer and a surface of the substrate. An insulating member is then formed on a portion of the insulating layer, and a gate layer is formed over part of the insulating member and the insulating layer. By employing such a structure, it has been found that a flat current path exists which enables the on-resistance to be decreased while maintaining a high breakdown voltage.
Author LU TAONG
CHEN KUAN-PO
YANG ICHEN
LIU MU-YI
HSU CHIA-LUN
Author_xml – fullname: LIU MU-YI
– fullname: YANG ICHEN
– fullname: CHEN KUAN-PO
– fullname: LU TAONG
– fullname: HSU CHIA-LUN
BookMark eNrjYmDJy89L5WQw8nHx9Q9WSEkty0xOVSjPLMlQyC3NKcksyElVSE8sSVXIzCsuzUksycxLV8hNzU1KLSrmYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxocHmFuamlsYWTkbGRCgBAEC2LWg
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US7875938B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US7875938B23
IEDL.DBID EVB
IngestDate Fri Jul 19 13:57:30 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US7875938B23
Notes Application Number: US20080325824
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110125&DB=EPODOC&CC=US&NR=7875938B2
ParticipantIDs epo_espacenet_US7875938B2
PublicationCentury 2000
PublicationDate 20110125
PublicationDateYYYYMMDD 2011-01-25
PublicationDate_xml – month: 01
  year: 2011
  text: 20110125
  day: 25
PublicationDecade 2010
PublicationYear 2011
RelatedCompanies MACRONIX INTERNATIONAL CO., LTD
RelatedCompanies_xml – name: MACRONIX INTERNATIONAL CO., LTD
Score 2.7991118
Snippet An LDMOS device and method of fabrication are provided. The LDMOS device has a substrate with a source region and a drain region formed in the substrate. An...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title LDMOS device with multiple gate insulating members
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110125&DB=EPODOC&locale=&CC=US&NR=7875938B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD6MKeqbTsV5Iw_St6K9pJeHIrRdGWLXYVfZ20ibBPawOWzFv-9JXacv-hYSyI185yRfzgXgTvoOL42K67Kkjm6zB6l7HpZk6Zq24yklrRyF04kzLuynOZ33YNn5wrRxQj_b4IiIqArx3rTyevNDYsWtbWV9Xy6x6u0xmQWxxju6D-Ut1eIwGE2zOIu0KAqKXJu8BHguqW95IUrrPbxFuwoMo9dQOaVsfmuU5Bj2p9jZujmBnlgP4DDqEq8N4CDd_ndjcQu9-hTM5zjNcsKFgjZR9CnpjAGJosJIa1XOlBUzWQmV5qM-A5KMZtFYx8EXu4Uuinw3Tesc-vj-FxdADMakwymnlivUt6ovPdOuULUzZgvPpkMY_tnN5T9tV3D0TZAaukmvod-8f4gb1LBNedvuzRfT0oAu
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3JTsMwEB1VBVFuUECU1QeUWwRJ4zQ5REjZFCBLRVPUW-XUjtQDpSJB_D7j0BQucLNsyZv8ZuznWQBuStvkhbbgallQUzXYXalaFpbKYqQbpiWVtHQUTlIzmhqPMzrrwLL1hWnihH42wRERUQvEe93I6_UPieU3tpXVbbHEqrf7MHd8hbd0H8pbqviuE4wzP_MUz3OmEyV9dvBcUntouSitd_CGPZJgCF5c6ZSy_q1RwgPYHWNnq_oQOmLVh57XJl7rw16y-e_G4gZ61RHosZ9kE8KFhDaR9ClpjQGJpMJIY1XOpBUzeRUyzUd1DCQMci9ScfD5dqHz6WQ7zeEJdPH9L06BaIyVJqecDkdCfqvapaUbC1TtjBnCMugABn92c_ZP2zX0ojyJ5_FD-nQO-99kqabq9AK69fuHuERtWxdXzT59AQIdgyE
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=LDMOS+device+with+multiple+gate+insulating+members&rft.inventor=LIU+MU-YI&rft.inventor=YANG+ICHEN&rft.inventor=CHEN+KUAN-PO&rft.inventor=LU+TAONG&rft.inventor=HSU+CHIA-LUN&rft.date=2011-01-25&rft.externalDBID=B2&rft.externalDocID=US7875938B2