Method and apparatus to clock-gate a digital integrated circuit by use of feed-forward quiescent input analysis

• Main Authors: GRAS GERALD, NARAYANAN SRIDHAR, SUBRAMANIAN SRIDHAR, MANOVIT CHAIYASIT
• Format: Patent
• Language: English
• Published: 29.06.2010
• Subjects: BASIC ELECTRONIC CIRCUITRY; ELECTRICITY; PULSE TECHNIQUE

One aspect of the invention relates to a device including a first storage element and a first clock gating element, wherein a data input of the first storage element is coupled to an output of a combinatorial logic (CL) element, wherein the first storage element is clock-gated with the first clock gating element using a first clock enable signal to generate a clock signal for the first storage element, wherein the first clock enable signal is generated to suppress the clock signal in the first clock gating element when each of the at least one data input of the CL element is in a second quiescence inducing condition with respect to the clock signal at the same time as when each of the at least one control input of the CL element is in the first quiescence inducing condition.