Thin film transistor array panel and manufacturing method thereof

A thin film transistor array panel is provided, which includes a substrate; a gate line formed on the substrate and including a gate electrode; a gate insulating layer formed on the gate line; a semiconductor layer formed on the gate insulating layer; a plurality of ohmic contacts formed on the semi...

Full description

Saved in:
Bibliographic Details
Main Authors LEE JEONG-YOUNG, BAEK BUM-KI, CHOI KWON-YOUNG, PARK MIN-WOOK, KWAK SANG-KI, JEON SAN-JIN
Format Patent
LanguageEnglish
Published 28.07.2009
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A thin film transistor array panel is provided, which includes a substrate; a gate line formed on the substrate and including a gate electrode; a gate insulating layer formed on the gate line; a semiconductor layer formed on the gate insulating layer; a plurality of ohmic contacts formed on the semiconductor layer; source and drain electrodes formed on the ohmic contacts; a passivation layer formed on the source and the drain electrodes and having a first contact hole exposing a portion of the drain electrode and an opening exposing a first portion of the semiconductor layer and having edges that coincide with edges of the source and the drain electrodes; and a pixel electrode formed on the passivation layer and contacting the drain electrode through the first contact hole.
Bibliography:Application Number: US20070958230