Methods and structures for protecting one area while processing another area on a chip
Increased protection of areas of a chip are provided by both a mask structure of increased robustness in regard to semiconductor manufacturing processes or which can be removed with increased selectivity and controllability in regard to underlying materials, or both. Mask structures are provided whi...
Saved in:
Main Authors | , , , , , , , , , |
---|---|
Format | Patent |
Language | English |
Published |
03.03.2009
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | Increased protection of areas of a chip are provided by both a mask structure of increased robustness in regard to semiconductor manufacturing processes or which can be removed with increased selectivity and controllability in regard to underlying materials, or both. Mask structures are provided which exhibit an interface of a chemical reaction, grain or material type which can be exploited to enhance either or both types of protection. Structures of such masks include TERA material which can be converted or hydrated and selectively etched using a mixture of hydrogen fluoride and a hygroscopic acid or organic solvent, and two layer structures of similar or dissimilar materials. |
---|---|
Bibliography: | Application Number: US20040709514 |