Memory macro with modular peripheral circuit elements

A memory macro includes a variable number of memory cell arrays and associated circuits, and peripheral circuit elements such as line drivers, power-source transistors, and power-source capacitors coupled to the associated circuits. Multiple peripheral circuit elements of one type are placed side by...

Full description

Saved in:
Bibliographic Details
Main Author HIGUCHI TSUTOMU
Format Patent
LanguageEnglish
Published 10.07.2007
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A memory macro includes a variable number of memory cell arrays and associated circuits, and peripheral circuit elements such as line drivers, power-source transistors, and power-source capacitors coupled to the associated circuits. Multiple peripheral circuit elements of one type are placed side by side in a certain direction, aligned in that direction with one or more memory cell arrays, and are coupled in parallel to the associated circuits of those memory cell arrays. The number of these peripheral circuit elements is selected according to the number of memory cell arrays aligned with them, so that electrical requirements can be met without unnecessary consumption of space or current.
Bibliography:Application Number: US20050094236