Single-stage and multi-stage low power interconnect architectures

An interconnect architecture is provided to reduce power consumption. A first driver may drive signals on a first interconnect and a second driver may drive signals on a second interconnect. The first driver may be powered by a first voltage and the second driver may be powered by a second voltage d...

Full description

Saved in:
Bibliographic Details
Main Authors YE YIBEN, KHELLAH MUHAMMAD M, DE VIVEK K, KRISHNAMURTHY RAM, ISMAIL YEHEA I, GHONEIMA MAGED M, CAPUTA PETER, TSCHANZ JAMES W
Format Patent
LanguageEnglish
Published 13.03.2007
Subjects
BASIC ELECTRONIC CIRCUITRY
CALCULATING
CODE CONVERSION IN GENERAL
CODING
COMPUTING
COUNTING
DECODING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:An interconnect architecture is provided to reduce power consumption. A first driver may drive signals on a first interconnect and a second driver may drive signals on a second interconnect. The first driver may be powered by a first voltage and the second driver may be powered by a second voltage different than the first voltage.
Bibliography:Application Number: US20050314236