Multifunctional latch circuit for use with both SRAM array and self test device

• Main Authors: BIANCHI ANDREW JAMES, CHAN YUEN HUNG, HUOTT WILLIAM VINCENT, LEE MICHAEL JU HYEOK, SHEPHARD, III PHILIP GEORGE, SEEWANN EDELMAR
• Format: Patent
• Language: English
• Published: 29.08.2006
• Subjects: INFORMATION STORAGE; PHYSICS; STATIC STORES

An apparatus and method is provided that combines both self test and functional features in a single latch circuit, which may be used with an SRAM array and is usefully embodied as an L1-L2 latch. During partial writes from an SRAM array, data bits of unknown state are inhibited from entering the latch circuit, while data for testing is allowed to enter. In one useful embodiment of the invention the latch circuit is used with a mode control that provides mode select signals to operate the latch circuit in one of a plurality of modes, including at least full write and partial write modes. The latch circuit further includes a data hold circuit for selectively receiving and storing data coupled to the latch circuit. A first enabling circuit responsive to the mode select signals enables the hold circuit to receive all the data contained in the array during a full write mode, and further enables the hold circuit to receive only some of the data bits contained in the array during a partial write mode.