Parallel data communication consuming low power

In one example embodiment involving a high-speed parallel-data communication from a first module to a second module, a termination circuit is adapted to reduce power consumption at the second module. The termination circuit includes resistive circuits respectively coupled to a plurality of parallel...

Full description

Saved in:
Bibliographic Details
Main Authors SESSIONS DC, EVOY DAVID R, SVESTKA IVAN
Format Patent
LanguageEnglish
Published 22.02.2005
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:In one example embodiment involving a high-speed parallel-data communication from a first module to a second module, a termination circuit is adapted to reduce power consumption at the second module. The termination circuit includes resistive circuits respectively coupled to a plurality of parallel data-carrying lines that form the data bus. The other ends of the resistive circuits are interconnected to provide a reference voltage using the data on the parallel data-carrying lines. Consistent with one embodiment of the present invention, the communication approach uses data sets encoded so that each data set includes the same number of ones and zeroes; in this manner the reference voltage is always at midpoint and useful in providing termination to the data-carrying lines at all times.
Bibliography:Application Number: US20010871160