Panel structure with plurality of chip compartments for providing high volume of chip modules

A method of forming a plurality of individual semiconductor chip modules wherein a plurality of chips are placed in a plurality of chip compartments formed by adhering a support panel to the first surface and a cover panel to the second surface of a stiffener panel having openings defining sidewalls...

Full description

Saved in:
Bibliographic Details
Main Author PIERSON MARK V
Format Patent
LanguageEnglish
Published 10.08.2004
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A method of forming a plurality of individual semiconductor chip modules wherein a plurality of chips are placed in a plurality of chip compartments formed by adhering a support panel to the first surface and a cover panel to the second surface of a stiffener panel having openings defining sidewalls of the chip compartments. The resulting laminated panel structure is then cut into a plurality of modules each having at least one compartment containing at least one chip. Each chip is electrically connected to interior conductive pads on the inner surface of the support panel, and these interior pads in turn are connected by conductive paths to exterior conductive terminals deposited on the outer surface of the support panel. The electrical connections between the chip and the interior conductive pads of the support panel may be encapsulated in a polymeric material before the cover panel is adhered to the stiffener panel.
Bibliography:Application Number: US20020246045