Fractional-frequency-modulation PLL synthesizer that suppresses spurious signals
The phase comparator in a phase locked loop synthesizer has a identical first and second transmission gates connected to a front row and a back row of 2N-1 gate delay elements, respectively. Third and fourth transmission gates are permanently set to an ON setting. The first transmission gate and NAN...
Saved in:
| Main Author | |
|---|---|
| Format | Patent |
| Language | English |
| Published |
11.05.2004
|
| Edition | 7 |
| Subjects | |
| Online Access | Get full text |
Cover
Loading…
| Abstract | The phase comparator in a phase locked loop synthesizer has a identical first and second transmission gates connected to a front row and a back row of 2N-1 gate delay elements, respectively. Third and fourth transmission gates are permanently set to an ON setting. The first transmission gate and NAND gates operate as a gate delay element when a COUNT signal is at a low logical level and operate as a ring oscillator when the COUNT signal is at a high logical level. |
|---|---|
| AbstractList | The phase comparator in a phase locked loop synthesizer has a identical first and second transmission gates connected to a front row and a back row of 2N-1 gate delay elements, respectively. Third and fourth transmission gates are permanently set to an ON setting. The first transmission gate and NAND gates operate as a gate delay element when a COUNT signal is at a low logical level and operate as a ring oscillator when the COUNT signal is at a high logical level. |
| Author | KAWAHARA TADASHI |
| Author_xml | – fullname: KAWAHARA TADASHI |
| BookMark | eNrjYmDJy89L5WQIcCtKTC7JzM9LzNFNK0otLE3NS67Uzc1PKc1JBAkrBPj4KBRX5pVkpBZnVqUWKZRkJJYoFJcWFBSlFhenFisUF5QWZeaXAhmZ6UBDinkYWNOAVCovlOZmUHBzDXH20E0tyI9PLS5ITE7NSy2JDw02Mzc2MTe2dDIyJkIJAPyhOjk |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences |
| Edition | 7 |
| ExternalDocumentID | US6734739B2 |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_US6734739B23 |
| IEDL.DBID | EVB |
| IngestDate | Fri Jul 19 14:48:17 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_US6734739B23 |
| Notes | Application Number: US20020283119 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040511&DB=EPODOC&CC=US&NR=6734739B2 |
| ParticipantIDs | epo_espacenet_US6734739B2 |
| PublicationCentury | 2000 |
| PublicationDate | 20040511 |
| PublicationDateYYYYMMDD | 2004-05-11 |
| PublicationDate_xml | – month: 05 year: 2004 text: 20040511 day: 11 |
| PublicationDecade | 2000 |
| PublicationYear | 2004 |
| RelatedCompanies | MITSUBISHIKDENKI KABUSHIKI KAISHA |
| RelatedCompanies_xml | – name: MITSUBISHIKDENKI KABUSHIKI KAISHA |
| Score | 2.5995607 |
| Snippet | The phase comparator in a phase locked loop synthesizer has a identical first and second transmission gates connected to a front row and a back row of 2N-1... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES BASIC ELECTRONIC CIRCUITRY DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TOANOTHER ELECTRICITY MODULATION PULSE TECHNIQUE |
| Title | Fractional-frequency-modulation PLL synthesizer that suppresses spurious signals |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040511&DB=EPODOC&locale=&CC=US&NR=6734739B2 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LSwMxEB5KFfWmVbG-yEF6C9pu9tHDInS3S5E-FttKb2UfCS3o7rLZIvXXO_to9aK3kMCQDPkyk8k3E4CHAF0hRecsDy91KFM9QQ1DEzTUdI2r4RNawDwOORprgzl7WaiLGqx3uTBFndDPojgiIipAvGfFeZ38BLHsglspH_01dsXPzsy0W7vbMbofiF27Z_bdiT2xWpZlzqet8aup6QrTlW4PT-sD9KL1nP3Vf-vlSSnJb4vinMKhi8Ki7AxqPGrAsbX7eK0BR6PqvRubFfTkObhOWuYgeO9UpCUBeks_4rD6f4u4wyGR2wgdOrn-4inJVl5G5CYpmK5cEpls0pzwSnLKBm66CyBOf2YNKE5tuVfDcj7dL0K5hHoUR_wKSNcIBaIyEIphMOEbfhgwITohY4HHlI7ahOafYq7_GbuBk5KkotJ2-xbqWbrhd2h_M_--0Nw3KDCNCQ |
| link.rule.ids | 230,309,783,888,25578,76884 |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8QNOKbokb87IPhrVFY98HDYsLGgjpgETC8kX20gUTHso4Y_Ou9jQ990bemTZpe09_d9fq7K8BdiK6QonOWh5ealKm-oIahCRppusbV6AEtYB6H7PW17pg9T9RJCebbXJiiTuhnURwRERUi3rNCXyc_QSy74FbK-2COXYtHZ2Ta9e3tGN0PxK7dNjvewB5Ydcsyx8N6_9XUdIXpSquN2noPPWwjL7PfeWvnSSnJb4viHMG-h5PF2TGUeFyFirX9eK0KB73Nezc2N9CTJ-A56ToHwX-nIl0ToFf0YxFt_t8inusSuYrRoZPzL56SbOZnRC6TgunKJZHJMs0JrySnbOChOwXidEZWl-LSprttmI6HOyGUMyjHi5ifA2kZkUBUhkJBoURgBFHIhGhGjIU-U5pqDWp_TnPxz9gtVLqjnjt1n_ovl3C4JqyotNG4gnKWLvk12uIsuCl28RvtzI_5 |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Fractional-frequency-modulation+PLL+synthesizer+that+suppresses+spurious+signals&rft.inventor=KAWAHARA+TADASHI&rft.date=2004-05-11&rft.externalDBID=B2&rft.externalDocID=US6734739B2 |