Input buffer with voltage clamping for compatibility
An input/output buffer is provided with input buffer circuitry which can be used to make an integrated circuit selectively compatible with one of a number of interface types, such as PCI, GTL, PECL, ECL and SSTI. The input buffer portion includes a CMOS transistors for driving the output (OUT) betwe...
Saved in:
| Main Author | |
|---|---|
| Format | Patent |
| Language | English |
| Published |
30.03.2004
|
| Edition | 7 |
| Subjects | |
| Online Access | Get full text |
Cover
Loading…
| Abstract | An input/output buffer is provided with input buffer circuitry which can be used to make an integrated circuit selectively compatible with one of a number of interface types, such as PCI, GTL, PECL, ECL and SSTI. The input buffer portion includes a CMOS transistors for driving the output (OUT) between the VSS and VDD rails similar to CMOS logic. The voltage and current on the output of the input buffer as controlled by the CMOS transistors is clamped to levels depending on a mode select signal applied to selectively provide different output levels compatible with PCI, GTL, PECL, ECL and SSTI signals. |
|---|---|
| AbstractList | An input/output buffer is provided with input buffer circuitry which can be used to make an integrated circuit selectively compatible with one of a number of interface types, such as PCI, GTL, PECL, ECL and SSTI. The input buffer portion includes a CMOS transistors for driving the output (OUT) between the VSS and VDD rails similar to CMOS logic. The voltage and current on the output of the input buffer as controlled by the CMOS transistors is clamped to levels depending on a mode select signal applied to selectively provide different output levels compatible with PCI, GTL, PECL, ECL and SSTI signals. |
| Author | SHARPE-GEISLER BRADLEY A |
| Author_xml | – fullname: SHARPE-GEISLER BRADLEY A |
| BookMark | eNrjYmDJy89L5WQw8cwrKC1RSCpNS0stUijPLMlQKMvPKUlMT1VIzknMLcjMS1dIyy9SSM7PLUgsyUzKzMksqeRhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhwWbmhiYGJhZOhsZEKAEA-nMuqQ |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences |
| Edition | 7 |
| ExternalDocumentID | US6714048B1 |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_US6714048B13 |
| IEDL.DBID | EVB |
| IngestDate | Fri Jul 19 11:47:00 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_US6714048B13 |
| Notes | Application Number: US20020146739 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040330&DB=EPODOC&CC=US&NR=6714048B1 |
| ParticipantIDs | epo_espacenet_US6714048B1 |
| PublicationCentury | 2000 |
| PublicationDate | 20040330 |
| PublicationDateYYYYMMDD | 2004-03-30 |
| PublicationDate_xml | – month: 03 year: 2004 text: 20040330 day: 30 |
| PublicationDecade | 2000 |
| PublicationYear | 2004 |
| RelatedCompanies | LATTICE SEMICONDUCTOR CORPORATION |
| RelatedCompanies_xml | – name: LATTICE SEMICONDUCTOR CORPORATION |
| Score | 2.5967143 |
| Snippet | An input/output buffer is provided with input buffer circuitry which can be used to make an integrated circuit selectively compatible with one of a number of... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE |
| Title | Input buffer with voltage clamping for compatibility |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040330&DB=EPODOC&locale=&CC=US&NR=6714048B1 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LawIxEB7Elra31rbUvsih7C10ceOuHhZhX9iCD6pbvInJRvCyLpql9N87ia7tpb2EkMDkxcxkJt9MAF68jDMuHOQ0zlqUubagXdSLVCw7ToYWSSak9kMOhm4_Ze-z9qwGqyoWxuQJ_TLJEZGjBPK7MvK6-HFiRQZbuX3lK2xa95KpH1mVdcxstM-tKPDj8SgahVYY-unEGn74rk5MxzoBGkoneIv2NPor_gx0UErxW6Mkl3A6RmK5uoKazBtwHlYfrzXgbHB478bqgfW218De8qJUhJf6QxOi3acEJYtCcUAEnqoOeyJ4ASUGVK72mNfvGyBJPA37FIefH5c6TyfHiTq3UM_XubwDgtNlwvZEtuhKhiXnDPX8Qtrc461lWzSh-SeZ-3_6HuBiD0RxqGM_Ql1tSvmEOlbxZ7M7O5yJgi4 |
| link.rule.ids | 230,309,783,888,25578,76884 |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8MwDLamgRg3GCDGMwfUW0W1Zu12qJD6Ugd7ia1ot2pJM2mXrtpSIf49TrcOLnCJokRyXvrs2LEdgCc7ZZRxE5HGaFunlsH1HspFnS-7ZooaScqFskMOR1YU09d5Z16DVRULU-YJ_SyTIyKiOOJdlvw6_zFi-aVv5faZrbBp_RLOHF-rtGNqoH6u-a4TTMb-2NM8z4mn2ujdsVRiOtp1UVE6wht2V6XZDz5cFZSS_5Yo4RkcT5BYJs-hJrImNLzq47UmnAz3791Y3UNvewG0n-WFJKxQH5oQZT4lyFkksgPC8VRV2BPBCygpncrlzuf16xJIGMy8SMfhk8NSk3h6mKh5BfVsnYlrIIgqyg2bp4ueoFgyRlHOL4TBbNZedngLWn-Sufmn7xEa0Ww4SAb90dstnO6cUkzdNO6gLjeFuEd5K9lDuVPf30WFHg |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Input+buffer+with+voltage+clamping+for+compatibility&rft.inventor=SHARPE-GEISLER+BRADLEY+A&rft.date=2004-03-30&rft.externalDBID=B1&rft.externalDocID=US6714048B1 |