Temporary halting of thread execution until monitoring of armed events to memory location identified in working registers

Execution of a program's instructions in a simultaneous multithreaded processor is halted while the program is waiting for one or more events to occur by first arming an event monitor upon an arm instruction, that is, identifying to the event monitor one or more events to be monitored, such as...

Full description

Saved in:
Bibliographic Details
Main Authors EMER JOEL S, EDWARDS BRUCE E, STAMM REBECCA L, HICKS, JR. JAMES E, FOSSUM TRYGGVE, REILLY MATTHEW H, ZILLES CRAIG B, JOERG CHRISTOPHER F
Format Patent
LanguageEnglish
Published 06.01.2004
Edition7
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:Execution of a program's instructions in a simultaneous multithreaded processor is halted while the program is waiting for one or more events to occur by first arming an event monitor upon an arm instruction, that is, identifying to the event monitor one or more events to be monitored, such as a modification to a value or state of an identified memory location or group of locations, and setting a watch flag to indicate enable the event monitor. Upon execution of a quiesce request instruction, the program quiesces if the watch flag is set, and a timer is started. Upon observation by the event monitor of an identified event, or upon expiration of the timer, the watch flag is cleared and execution of the program resumes.
Bibliography:Application Number: US20020293975