Active bias circuit having wilson and widlar configurations
An active bias circuit having a combined configuration of the Wilson and Widlar current source configurations is provided, which makes it possible to set the output bias voltage at approximately zero (OV) even if a reference voltage applied to generate a reference current does not reach OV. This cir...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
04.02.2003
|
Edition | 7 |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | An active bias circuit having a combined configuration of the Wilson and Widlar current source configurations is provided, which makes it possible to set the output bias voltage at approximately zero (OV) even if a reference voltage applied to generate a reference current does not reach OV. This circuit comprises cascode-connected first and second transistors cascode-connected third and fourth transistors, and a resistor with a specific voltage drop generated by a current flowing through the same. The absolute value of the output bias voltage is decreased by the value of the voltage drop of the resistor compared with the case where the resistor is not provided. The resistor is provided between the gates/bases of the first and third transistors, or between the gate/base and source/emitter of the fourth transistor. |
---|---|
Bibliography: | Application Number: US20010837730 |