Memory cells for field programmable memory array

A field programmable memory array having a plurality of sub-arrays is provided. Programmable address decoders, programmable hierarchical bit line arrangements, programmable I/O arrangements, among other features, are provided to enable programming of portions of the array into selected modes. The mo...

Full description

Saved in:
Bibliographic Details
Main Authors IADANZA; JOSEPH ANDREW, CLINTON; KIM P. N, SEIDEL; VICTOR PAUL, KEYSER, III; FRANK RAY, ZITTRITSCH; TERRANCE JOHN
Format Patent
LanguageEnglish
Published 14.03.2000
Edition7
Subjects
BASIC ELECTRONIC CIRCUITRY
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
INFORMATION STORAGE
PHYSICS
PULSE TECHNIQUE
STATIC STORES
Online AccessGet full text

Cover

More Information
Summary:A field programmable memory array having a plurality of sub-arrays is provided. Programmable address decoders, programmable hierarchical bit line arrangements, programmable I/O arrangements, among other features, are provided to enable programming of portions of the array into selected modes. The modes may include wide memory, deep memory, FIFO, LIFO, among others. An embodiment of the invention is disclosed wherein the field programmable memory array is integrated with the programmable resources of a field programmable gate array.
Bibliography:Application Number: US19980189391