Cache sub-array arbitration

A cache sub-array arbitration circuit for receiving a plurality of address operands from a pending line of processor instructions in order to pre-fetch data needed in any memory access request in the pending instructions. The sub-array arbitration circuit compares at least two addresses correspondin...

Full description

Saved in:
Bibliographic Details
Main Authors SHAH; SALIM AHMED, LIU; PEICHUN PETER, SINGH; RAJINDER PAUL
Format Patent
LanguageEnglish
Published 18.05.1999
Edition6
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

Abstract A cache sub-array arbitration circuit for receiving a plurality of address operands from a pending line of processor instructions in order to pre-fetch data needed in any memory access request in the pending instructions. The sub-array arbitration circuit compares at least two addresses corresponding to memory locations in the cache, and determines in which sub-arrays the memory locations reside. If the two memory locations reside in the same sub-array, the arbitration circuit sends the higher priority address to the sub-array. If a received address operand is the real address of a cache miss, the arbitration circuit sends the cache miss address to the sub-array before other pre-fetch memory access request.
AbstractList A cache sub-array arbitration circuit for receiving a plurality of address operands from a pending line of processor instructions in order to pre-fetch data needed in any memory access request in the pending instructions. The sub-array arbitration circuit compares at least two addresses corresponding to memory locations in the cache, and determines in which sub-arrays the memory locations reside. If the two memory locations reside in the same sub-array, the arbitration circuit sends the higher priority address to the sub-array. If a received address operand is the real address of a cache miss, the arbitration circuit sends the cache miss address to the sub-array before other pre-fetch memory access request.
Author SINGH; RAJINDER PAUL
LIU; PEICHUN PETER
SHAH; SALIM AHMED
Author_xml – fullname: SHAH; SALIM AHMED
– fullname: LIU; PEICHUN PETER
– fullname: SINGH; RAJINDER PAUL
BookMark eNrjYmDJy89L5WSQdk5MzkhVKC5N0k0sKkqsVEgsSsosKUosyczP42FgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8aHBppYGppaWlo7GhFUAALSoJI8
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
Edition 6
ExternalDocumentID US5905999A
GroupedDBID EVB
ID FETCH-epo_espacenet_US5905999A3
IEDL.DBID EVB
IngestDate Fri Jul 19 13:11:04 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US5905999A3
Notes Application Number: US19960638661
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19990518&DB=EPODOC&CC=US&NR=5905999A
ParticipantIDs epo_espacenet_US5905999A
PublicationCentury 1900
PublicationDate 19990518
PublicationDateYYYYMMDD 1999-05-18
PublicationDate_xml – month: 05
  year: 1999
  text: 19990518
  day: 18
PublicationDecade 1990
PublicationYear 1999
RelatedCompanies INTERNATIONAL BUSINESS MACHINES CORPORATION
RelatedCompanies_xml – name: INTERNATIONAL BUSINESS MACHINES CORPORATION
Score 2.5030344
Snippet A cache sub-array arbitration circuit for receiving a plurality of address operands from a pending line of processor instructions in order to pre-fetch data...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title Cache sub-array arbitration
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19990518&DB=EPODOC&locale=&CC=US&NR=5905999A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwdV1JS8NAFH7Uut40KtW65CC5DaZpZskhiM1CEbpgG-mtZLJgL7UkKeK_d2ZM1Euvb-DNAt-8Wd73PYAHzNKc9HMbWcRJkc1IjBzKGSJWihOT2U5CJBt5NCbDyH5Z4EUL3hsujNIJ_VTiiAJRicB7pfbrzd8jlq9yK8tHvhKmj6dw7vpGWtPFpNoUM_yBG0wn_sQzPM-NZsb41cWOFCJxnvdgXxyiqcRC8DaQnJTN_4ASnsLBVPhaV2fQytYaHHtN3TUNjkb1d7cGhyo_MymFscZgeQ5dT2ow6-WWo7go4i89LviqFr-9gPswmHtDJPpb_k5tGc2agfUvoS0u_FkHdGLmnNAcU1kZOo17nJoktfKECrDJOg5X0Nnl5Xp3UxdOfiQHMOqxG2hXxTa7FQG14ndqLb4BwV15bw
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwdV1LT4NAEJ7U-qg3RU21ajkYbhsphQUOxFgeQS20sWB6IyyP2EttgMb4791FUC-9ziazj-Tb2cd83wDcKVqa43EuIwnrKZI1HCNdJRrCUqokoibrCWZsZM_Hbig_L5VlB95bLkytE_pZiyNSRCUU71W9X2_-HrGsOreyvCcravp4cALDEtKGLsbUpjTBmhj2fGbNTME0jXAh-K-GojMhEv1xD_bpAVtlWLDfJoyTsvkfUJwTOJhTX-vqFDrZmoOe2dZd4-DIa767OTis8zOTkhobDJZnMDCZBjNfbgmKiyL-4uOCrBrx23MYOnZguoj2F_1OLQoX7cDGF9ClF_6sDzwWc4LVXFFZZeg0HhFVxKmUJyoFG6vjcAn9XV6udjcNoecG3jSaPvkvAzj-kR9Q0Ei7hm5VbLMbGlwrcluvyzecrXxi
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Cache+sub-array+arbitration&rft.inventor=SHAH%3B+SALIM+AHMED&rft.inventor=LIU%3B+PEICHUN+PETER&rft.inventor=SINGH%3B+RAJINDER+PAUL&rft.date=1999-05-18&rft.externalDBID=A&rft.externalDocID=US5905999A