METHOD AND APPARATUS FOR FILTERING INVALIDATE REQUESTS

A method and apparatus which filter the number of invalidates to be propagated onto a private processor bus are provided. This is desirable so that the processor bus is not overloaded with invalidate requests. The present invention describes a method of filtering the number of invalidates to be prop...

Full description

Saved in:
Bibliographic Details
Main Authors UHLER; G. MICHAEL, STAMM; REBECCA L, DURDAN; W. HUGH
Format Patent
LanguageEnglish
Published 15.10.1991
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:A method and apparatus which filter the number of invalidates to be propagated onto a private processor bus are provided. This is desirable so that the processor bus is not overloaded with invalidate requests. The present invention describes a method of filtering the number of invalidates to be propagated to each processor. A memory interface filters the invalidates by using a second private bus, the invalidate bus (46), which communicates with the cache controller. The cache controller can tell the memory interface whether data corresponding to the address on the invalidate bus (46) is resident in the private cache memory of that processor. In this way, the memory interface only has to request the private processor bus when necessary, in order to perform the invalidate.
Bibliography:Application Number: US19880212416