Data processing system having automatic address allocation arrangements for addressing interface cards

A data processing system in which any one of a plurality of different or similar interface circuit cards can be located into any one of a number of slots of the data processing system without preassignment. The system includes a master processor which communicates with the interface cards through a...

Full description

Saved in:
Bibliographic Details
Main Authors MONTANARI; GERARD M, LOUIS; PHILIPPE P. R, LEOTARD; ROBERT L
Format Patent
LanguageEnglish
Published 16.10.1990
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:A data processing system in which any one of a plurality of different or similar interface circuit cards can be located into any one of a number of slots of the data processing system without preassignment. The system includes a master processor which communicates with the interface cards through a data bus, address bus and control bus. Each interface card includes decoding means which computes during an initialization sequence a random address which will be used to decode the address bus after the initialization sequence. Once the different cards have their specific addresses, the system can reassign a new address according to the identifier register and the nature of the card thereby allowing the application programs to address each card separately and irrespective of the prior random address. This system may be used in small computers like the personal computer which are not designed with any slot identifier device.
Bibliography:Application Number: US19870113310