TRANSISTOR WITH EMBEDDED INSULATING STRUCTURE SET
A transistor with an embedded insulating structure set includes a substrate. A gate is disposed on the substrate. A first lightly doped region is disposed at one side of the gate. A second lightly doped region is disposed at another side of the gate. The first lightly doped region and the second lig...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
08.08.2024
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A transistor with an embedded insulating structure set includes a substrate. A gate is disposed on the substrate. A first lightly doped region is disposed at one side of the gate. A second lightly doped region is disposed at another side of the gate. The first lightly doped region and the second lightly doped region have the same conductive type. The first lightly doped region is symmetrical to the second lightly doped region. A first source/drain doped region is disposed within the first lightly doped region. A second source/drain doped region is disposed within the second lightly doped region. A first insulating structure set is disposed within the first lightly doped region and the first source/drain doped region. The first insulating structure set includes an insulating block embedded within the substrate. A sidewall of the insulating block contacts the gate dielectric layer. |
---|---|
AbstractList | A transistor with an embedded insulating structure set includes a substrate. A gate is disposed on the substrate. A first lightly doped region is disposed at one side of the gate. A second lightly doped region is disposed at another side of the gate. The first lightly doped region and the second lightly doped region have the same conductive type. The first lightly doped region is symmetrical to the second lightly doped region. A first source/drain doped region is disposed within the first lightly doped region. A second source/drain doped region is disposed within the second lightly doped region. A first insulating structure set is disposed within the first lightly doped region and the first source/drain doped region. The first insulating structure set includes an insulating block embedded within the substrate. A sidewall of the insulating block contacts the gate dielectric layer. |
Author | Chang, Wei-Hsuan Kuo, Chin-Chia Tsai, Ming-Hua |
Author_xml | – fullname: Kuo, Chin-Chia – fullname: Tsai, Ming-Hua – fullname: Chang, Wei-Hsuan |
BookMark | eNrjYmDJy89L5WQwDAly9Av2DA7xD1II9wzxUHD1dXJ1cXF1UfD0Cw71cQzx9HNXCA4JCnUOCQ1yVQh2DeFhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRiZGZmYmxqaOhsbEqQIAHqspqA |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US2024266435A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US2024266435A13 |
IEDL.DBID | EVB |
IngestDate | Fri Sep 06 06:12:16 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US2024266435A13 |
Notes | Application Number: US202318120980 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240808&DB=EPODOC&CC=US&NR=2024266435A1 |
ParticipantIDs | epo_espacenet_US2024266435A1 |
PublicationCentury | 2000 |
PublicationDate | 20240808 |
PublicationDateYYYYMMDD | 2024-08-08 |
PublicationDate_xml | – month: 08 year: 2024 text: 20240808 day: 08 |
PublicationDecade | 2020 |
PublicationYear | 2024 |
RelatedCompanies | UNITED MICROELECTRONICS CORP |
RelatedCompanies_xml | – name: UNITED MICROELECTRONICS CORP |
Score | 3.5541918 |
Snippet | A transistor with an embedded insulating structure set includes a substrate. A gate is disposed on the substrate. A first lightly doped region is disposed at... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | TRANSISTOR WITH EMBEDDED INSULATING STRUCTURE SET |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240808&DB=EPODOC&locale=&CC=US&NR=2024266435A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp-J0SkHpW3Fdsq59GLI1ma24brSp7m0s_QBBuuEq_vtew6Z72luSg8sH_PLLJXcXgIceMRe2NC0DyTE1aOY4hkycxHDasmPZeWr1aBUoPA4sL6Yvs-6sBp_bWBiVJ_RHJUdERCWI91Lt16v_SyymfCvXj_IDm5ZPI9Fn-sY6rvJ1tW2dDft8OmETV3fdfhzpQahkyEV4OBigrXSAB-lehQf-NqziUla7pDI6hcMp6ivKM6hlRQOO3e3faw04Gm-evLG4Qd_6HEwRDoLIj8Qk1N594Wl8POSMcaahCR6_DoQfPGuRCGO38mXQIi4u4H7EhesZ2Pf8b6rzONodKLmEerEssivQUuJQSYi1yLodmmaWNGWbELqgeZ6kSW42obVP0_V-8Q2cVFXl2Ga3oF5-fWe3SLalvFNr9AtV8n4N |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8QNOKbokYUdYlmb4uMlrE9EANrcVM2yNYpbwvdR2JiBpEZ_327BpQn3ppecv1Ifv3dtXdXgIc-0hcm1w1NkGOq4cyyNJ5YiWZ1eNcw89To4ypR2PMNJ8Iv8968Bp_bXBhZJ_RHFkcUiEoE3kt5Xq_-L7GIjK1cP_IP0bV8GrMBUTfecVWvq2OqZDSgsymZ2qptD6JQ9QMpE1wkjIOh8JUOhJHdr_BA30ZVXspql1TGJ3A4E_qK8hRqWdGEhr39e60JR97myVs0N-hbn4HOgqEfuiGbBsq7yxyFeiNKCCWKcMGjyZC5_rMSsiCyq1gGJaTsHO7HlNmOJsaO_5YaR-HuRNEF1ItlkV2CkiILc4SMRdbr4jQzuM47COEFzvMkTXK9Be19mq72i--g4TBvEk9c__UajiuRDHIz21Avv76zG0G8Jb-V-_ULalqBAA |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=TRANSISTOR+WITH+EMBEDDED+INSULATING+STRUCTURE+SET&rft.inventor=Kuo%2C+Chin-Chia&rft.inventor=Tsai%2C+Ming-Hua&rft.inventor=Chang%2C+Wei-Hsuan&rft.date=2024-08-08&rft.externalDBID=A1&rft.externalDocID=US2024266435A1 |