POWER OVERLAY PACKAGE FOR A SEMICONDUCTOR DEVICE
A semiconductor assembly includes a semiconductor device and a POL-RDL package coupled to said device. The device includes an upper surface, a gate pad and at least one source pad disposed on said upper surface. The POL-RDL package includes a dielectric layer having at least one source pad electrica...
Saved in:
Main Authors | , , , , |
---|---|
Format | Patent |
Language | English |
Published |
08.08.2024
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A semiconductor assembly includes a semiconductor device and a POL-RDL package coupled to said device. The device includes an upper surface, a gate pad and at least one source pad disposed on said upper surface. The POL-RDL package includes a dielectric layer having at least one source pad electrically coupled to said at least one source pad of said device and at least one contact pad disposed. At least one trace connection having a resistivity value electrically couples said at least one source pad of said POL-RDL package to said at least one contact pad. |
---|---|
Bibliography: | Application Number: US202318166192 |