ACCELERATOR MODULE AND COMPUTING SYSTEM INCLUDING THE SAME

An accelerator module includes a plurality of memories and a controller. The controller includes a plurality of memory controllers, a plurality of processing units, and a managing circuit. The plurality of memory controllers and the plurality of memories form a plurality of memory sub-channels. The...

Full description

Saved in:
Bibliographic Details
Main Authors Kim, Nayeon, So, Jinin, Kwon, Yongsuk, Woo, Kyoungwan, Kim, Kyungsoo
Format Patent
LanguageEnglish
Published 25.07.2024
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:An accelerator module includes a plurality of memories and a controller. The controller includes a plurality of memory controllers, a plurality of processing units, and a managing circuit. The plurality of memory controllers and the plurality of memories form a plurality of memory sub-channels. The plurality of processing units perform computational operations on a plurality of data stored in or read from the plurality of memories. The managing circuit redistributes tasks performed by the plurality of processing units or changes connections between the plurality of memory controllers and the plurality of processing units in response to a first memory sub-channel and a first processing unit being in a heavy-workload state.
Bibliography:Application Number: US202318455668