Power Management in Multi-Die SoCs through Hardware Power Control

Various techniques and circuit implementations for power reduction management in integrated circuits are disclosed. Trigger logic circuits and rate control circuits may be implemented in combination with a power management circuit to control power provided to components of the integrated circuits. P...

Full description

Saved in:
Bibliographic Details
Main Authors Kuzi, Tal, Leshem, Nir, Rajwan, Doron, Wulcan, Karl D, Zimet, Lior, Granovsky, Ilya, Sodhi, Inder M, Zahir, Achmed R
Format Patent
LanguageEnglish
Published 18.07.2024
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:Various techniques and circuit implementations for power reduction management in integrated circuits are disclosed. Trigger logic circuits and rate control circuits may be implemented in combination with a power management circuit to control power provided to components of the integrated circuits. Power may be controlled based on receiving trigger signals from a power management unit. The power management circuit may implement power budgets for various components in the integrated circuits.
Bibliography:Application Number: US202418622481