CURRENT SHARING MISMATCH REDUCTION IN POWER SEMICONDUCTOR DEVICE MODULES

In a general aspect, a power module includes a substrate having first, second and third patterned metal layers disposed on a surface of the substrate. The module also includes a first high-side transistor disposed on the first patterned metal layer, a second high-side transistor disposed on the firs...

Full description

Saved in:
Bibliographic Details
Main Authors THIRUKOLURI, Rajani Kumar, PAUL, Roveendra, JEON, Oseob, IM, Seungwon
Format Patent
LanguageEnglish
Published 25.04.2024
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:In a general aspect, a power module includes a substrate having first, second and third patterned metal layers disposed on a surface of the substrate. The module also includes a first high-side transistor disposed on the first patterned metal layer, a second high-side transistor disposed on the first patterned metal layer, a first conductive clip electrically coupling the first high-side transistor with the second patterned metal layer, and a second conductive clip electrically coupling the second high-side transistor with the second patterned metal layer. The module further includes a first low-side transistor disposed on the second patterned metal layer, a second low-side transistor disposed on the second patterned metal layer, a third conductive clip electrically coupling the first low-side transistor with the third patterned metal layer, and a fourth conductive clip electrically coupling the second low-side transistor with the third patterned metal layer.
Bibliography:Application Number: US202318154722