SCALING FOR DIE-LAST ADVANCED IC PACKAGING

Embodiments of the present disclosure relate to a system, a software application, and methods of digital lithography for semiconductor packaging. The method includes comparing positions of vias and via locations, generating position data based on the comparing the positions of vias and the via locat...

Full description

Saved in:
Bibliographic Details
Main Authors KANG, Chung-Shin, CHEN, Jang Fung, SHEN, Wei-Ning, LAIDIG, Thomas L, TSAI, Chi-Ming
Format Patent
LanguageEnglish
Published 18.04.2024
Subjects
Online AccessGet full text

Cover

Loading…